JPS6027420B2 - 直列周期冗長チエックの並列計算装置 - Google Patents
直列周期冗長チエックの並列計算装置Info
- Publication number
- JPS6027420B2 JPS6027420B2 JP52095647A JP9564777A JPS6027420B2 JP S6027420 B2 JPS6027420 B2 JP S6027420B2 JP 52095647 A JP52095647 A JP 52095647A JP 9564777 A JP9564777 A JP 9564777A JP S6027420 B2 JPS6027420 B2 JP S6027420B2
- Authority
- JP
- Japan
- Prior art keywords
- result
- accumulator
- redundancy check
- controlling
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000737 periodic effect Effects 0.000 title claims description 17
- 230000015654 memory Effects 0.000 claims description 24
- 125000004122 cyclic group Chemical group 0.000 claims description 8
- 238000000034 method Methods 0.000 description 15
- 230000005540 biological transmission Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 235000014676 Phragmites communis Nutrition 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US71407476A | 1976-08-12 | 1976-08-12 | |
| US714074 | 2010-02-26 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5322341A JPS5322341A (en) | 1978-03-01 |
| JPS6027420B2 true JPS6027420B2 (ja) | 1985-06-28 |
Family
ID=24868662
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP52095647A Expired JPS6027420B2 (ja) | 1976-08-12 | 1977-08-11 | 直列周期冗長チエックの並列計算装置 |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPS6027420B2 (show.php) |
| AU (1) | AU2770077A (show.php) |
| CA (1) | CA1099022A (show.php) |
| DE (1) | DE2735806A1 (show.php) |
| FR (1) | FR2361699A1 (show.php) |
| GB (1) | GB1541539A (show.php) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2023895B (en) * | 1978-06-21 | 1982-10-13 | Data General Corp | Error detection circuit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1366833A (en) * | 1973-01-26 | 1974-09-11 | Post Office | Telemunications systems |
-
1977
- 1977-08-05 CA CA284,163A patent/CA1099022A/en not_active Expired
- 1977-08-08 AU AU27700/77A patent/AU2770077A/en active Pending
- 1977-08-09 DE DE19772735806 patent/DE2735806A1/de not_active Withdrawn
- 1977-08-11 JP JP52095647A patent/JPS6027420B2/ja not_active Expired
- 1977-08-11 FR FR7724812A patent/FR2361699A1/fr active Granted
- 1977-08-11 GB GB3370777A patent/GB1541539A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| FR2361699A1 (fr) | 1978-03-10 |
| FR2361699B1 (show.php) | 1984-12-28 |
| GB1541539A (en) | 1979-03-07 |
| AU2770077A (en) | 1979-02-15 |
| DE2735806A1 (de) | 1978-02-16 |
| CA1099022A (en) | 1981-04-07 |
| JPS5322341A (en) | 1978-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4312068A (en) | Parallel generation of serial cyclic redundancy check | |
| US4498174A (en) | Parallel cyclic redundancy checking circuit | |
| US3795864A (en) | Methods and apparatus for generating walsh functions | |
| US4937828A (en) | High speed parallel CRC device for concatenated data frames | |
| JPS592054B2 (ja) | 高速2進乗算の方法及び装置 | |
| JP2823475B2 (ja) | テスト・パターン発生装置 | |
| JPH0810558B2 (ja) | Romの自己検査方法およびその装置 | |
| JPS6220578B2 (show.php) | ||
| US7216285B2 (en) | System and method for generating cyclic redundancy check | |
| JP2940517B2 (ja) | 非線形フィードバック・シフトレジスタ回路 | |
| JP3032340B2 (ja) | プロセッサのデータメモリ用アドレスジェネレータ | |
| JPH04241521A (ja) | 畳込み符号の復号回路 | |
| JPS6027420B2 (ja) | 直列周期冗長チエックの並列計算装置 | |
| US4604723A (en) | Bit-slice adder circuit | |
| US6240540B1 (en) | Cyclic redundancy check in a computer system | |
| US5357236A (en) | Parallelized difference flag logic | |
| US3693153A (en) | Parity check apparatus and method for minicomputers | |
| US7024618B2 (en) | Transmission error checking in result forwarding | |
| JP2803788B2 (ja) | パリテイ予測およびストリング制御を有する高速パイプライン・シフタ要素 | |
| US5978957A (en) | Very fast pipelined shifter element with parity prediction | |
| JPH10215187A (ja) | 誤り検出符号化復号装置および方法 | |
| US5673216A (en) | Process and system for adding or subtracting symbols in any base without converting to a common base | |
| JP2591113B2 (ja) | ハミング符号化器 | |
| JP2752800B2 (ja) | ビット誤り付加回路 | |
| JP2806459B2 (ja) | フリップフロップが評価可能な論理シミュレーション装置 |