JPS6027415B2 - フィ−ルド転送回路網 - Google Patents

フィ−ルド転送回路網

Info

Publication number
JPS6027415B2
JPS6027415B2 JP52120436A JP12043677A JPS6027415B2 JP S6027415 B2 JPS6027415 B2 JP S6027415B2 JP 52120436 A JP52120436 A JP 52120436A JP 12043677 A JP12043677 A JP 12043677A JP S6027415 B2 JPS6027415 B2 JP S6027415B2
Authority
JP
Japan
Prior art keywords
source
destination
field
word
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52120436A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5350629A (en
Inventor
ブハルチヤンドラ・ラムチヤンドラ・トウルブル
ダニエル・ダンコ・ガイスキ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Publication of JPS5350629A publication Critical patent/JPS5350629A/ja
Publication of JPS6027415B2 publication Critical patent/JPS6027415B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/764—Masking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Storage Device Security (AREA)
JP52120436A 1976-10-18 1977-10-05 フィ−ルド転送回路網 Expired JPS6027415B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US733055 1976-10-18
US04/733,055 US4139899A (en) 1976-10-18 1976-10-18 Shift network having a mask generator and a rotator

Publications (2)

Publication Number Publication Date
JPS5350629A JPS5350629A (en) 1978-05-09
JPS6027415B2 true JPS6027415B2 (ja) 1985-06-28

Family

ID=24946042

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52120436A Expired JPS6027415B2 (ja) 1976-10-18 1977-10-05 フィ−ルド転送回路網

Country Status (7)

Country Link
US (1) US4139899A (enExample)
JP (1) JPS6027415B2 (enExample)
BE (1) BE856557A (enExample)
CA (1) CA1099414A (enExample)
DE (1) DE2745451A1 (enExample)
FR (1) FR2368087A1 (enExample)
GB (1) GB1579968A (enExample)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5523501A (en) * 1978-06-29 1980-02-20 Fujitsu Ltd Shift operation unit
FR2455825A1 (fr) * 1979-05-04 1980-11-28 Cit Alcatel Unite logique de gestion de messages
JPS5636741A (en) * 1979-08-31 1981-04-10 Fujitsu Ltd Shift system
US4335372A (en) * 1980-03-28 1982-06-15 Motorola Inc. Digital scaling apparatus
DE3030124A1 (de) * 1980-08-08 1982-02-25 Siemens AG, 1000 Berlin und 8000 München Verfahren zur naeherungsweisen logarithmierung und delogarithierung und schaltungsanordnungen zur durchfuehrung der verfahren
DE3030147A1 (de) * 1980-08-08 1982-02-25 Siemens AG, 1000 Berlin und 8000 München Verfahren zur naeherungsweisen bildung der funktion x (pfeil hoch)2(pfeil hoch)(pfeil hoch)y(pfeil hoch) einer normalisierten, binaeren gleitkommazahl x und schaltungsanordnung zur durchfuehrung des verfahrens
JPS5745644A (en) * 1980-09-02 1982-03-15 Fujitsu Ltd Control system of shift operation
JPS5769449A (en) * 1980-10-15 1982-04-28 Mitsubishi Electric Corp Digital arithmetic circuit
JPS58184649A (ja) * 1982-04-22 1983-10-28 Toshiba Corp シフト回路
US4592005A (en) * 1982-07-06 1986-05-27 Sperry Corporation Masked arithmetic logic unit
US4569016A (en) * 1983-06-30 1986-02-04 International Business Machines Corporation Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system
JPS6089274A (ja) * 1983-10-20 1985-05-20 Nec Corp ベクトルマスク制御システム
JPS60110034A (ja) * 1983-10-31 1985-06-15 Nec Corp 情報処理装置
JP2667806B2 (ja) * 1985-10-11 1997-10-27 株式会社日立製作所 ベクトルプロセツサ
JPH07120259B2 (ja) * 1987-02-26 1995-12-20 日本電気株式会社 デ−タ処理装置
JP2613223B2 (ja) * 1987-09-10 1997-05-21 株式会社日立製作所 演算装置
US4945509A (en) * 1988-03-14 1990-07-31 International Business Machines Corporation Dual look ahead mask generator
JPS63175246U (enExample) * 1988-05-10 1988-11-14
US4903228A (en) * 1988-11-09 1990-02-20 International Business Machines Corporation Single cycle merge/logic unit
JPH03248226A (ja) * 1990-02-26 1991-11-06 Nec Corp マイクロプロセッサ
US5651121A (en) * 1992-12-18 1997-07-22 Xerox Corporation Using mask operand obtained from composite operand to perform logic operation in parallel with composite operand
US5487159A (en) * 1993-12-23 1996-01-23 Unisys Corporation System for processing shift, mask, and merge operations in one instruction
US5704052A (en) * 1994-11-06 1997-12-30 Unisys Corporation Bit processing unit for performing complex logical operations within a single clock cycle
US6738793B2 (en) 1994-12-01 2004-05-18 Intel Corporation Processor capable of executing packed shift operations
US6275834B1 (en) * 1994-12-01 2001-08-14 Intel Corporation Apparatus for performing packed shift operations
IL116210A0 (en) * 1994-12-02 1996-01-31 Intel Corp Microprocessor having a compare operation and a method of comparing packed data in a processor
CN101211255B (zh) 1994-12-02 2012-07-04 英特尔公司 对复合操作数进行压缩操作的处理器、设备和计算系统
US5745744A (en) * 1995-10-12 1998-04-28 International Business Machines Corporation High speed mask generation using selection logic
US5729482A (en) * 1995-10-31 1998-03-17 Lsi Logic Corporation Microprocessor shifter using rotation and masking operations
US5815421A (en) * 1995-12-18 1998-09-29 Intel Corporation Method for transposing a two-dimensional array
US5907842A (en) * 1995-12-20 1999-05-25 Intel Corporation Method of sorting numbers to obtain maxima/minima values with ordering
US5841683A (en) * 1996-09-20 1998-11-24 International Business Machines Corporation Least significant bit and guard bit extractor
US6006316A (en) * 1996-12-20 1999-12-21 International Business Machines, Corporation Performing SIMD shift and arithmetic operation in non-SIMD architecture by operation on packed data of sub-operands and carry over-correction
TW374885B (en) * 1997-06-06 1999-11-21 Matsushita Electric Industrial Co Ltd The arithmetic unit
US6052522A (en) * 1997-10-30 2000-04-18 Infineon Technologies North America Corporation Method and apparatus for extracting data stored in concatenated registers
US6041404A (en) 1998-03-31 2000-03-21 Intel Corporation Dual function system and method for shuffling packed data elements
GB2348350B (en) * 1999-03-26 2004-02-18 Mitel Corp Echo cancelling/suppression for handsets
US6820195B1 (en) * 1999-10-01 2004-11-16 Hitachi, Ltd. Aligning load/store data with big/little endian determined rotation distance control
US7155601B2 (en) * 2001-02-14 2006-12-26 Intel Corporation Multi-element operand sub-portion shuffle instruction execution
US7624138B2 (en) 2001-10-29 2009-11-24 Intel Corporation Method and apparatus for efficient integer transform
US7739319B2 (en) * 2001-10-29 2010-06-15 Intel Corporation Method and apparatus for parallel table lookup using SIMD instructions
US7685212B2 (en) * 2001-10-29 2010-03-23 Intel Corporation Fast full search motion estimation with SIMD merge instruction
US7818356B2 (en) * 2001-10-29 2010-10-19 Intel Corporation Bitstream buffer manipulation with a SIMD merge instruction
US7725521B2 (en) * 2001-10-29 2010-05-25 Intel Corporation Method and apparatus for computing matrix transformations
US7631025B2 (en) * 2001-10-29 2009-12-08 Intel Corporation Method and apparatus for rearranging data between multiple registers
US20040054877A1 (en) 2001-10-29 2004-03-18 Macy William W. Method and apparatus for shuffling data
US7047383B2 (en) * 2002-07-11 2006-05-16 Intel Corporation Byte swap operation for a 64 bit operand
US20070088772A1 (en) * 2005-10-17 2007-04-19 Freescale Semiconductor, Inc. Fast rotator with embedded masking and method therefor
US7761694B2 (en) * 2006-06-30 2010-07-20 Intel Corporation Execution unit for performing shuffle and other operations
US8078836B2 (en) 2007-12-30 2011-12-13 Intel Corporation Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bits
US20130151820A1 (en) * 2011-12-09 2013-06-13 Advanced Micro Devices, Inc. Method and apparatus for rotating and shifting data during an execution pipeline cycle of a processor
US9904545B2 (en) * 2015-07-06 2018-02-27 Samsung Electronics Co., Ltd. Bit-masked variable-precision barrel shifter

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2930028A (en) * 1953-12-07 1960-03-22 Hughes Aircraft Co Circuits for selectively shifting, extracting, and inserting digital information
NL136896C (enExample) * 1964-10-07
NL134954C (enExample) * 1964-10-07
US3430202A (en) * 1964-10-07 1969-02-25 Bell Telephone Labor Inc Data processor utilizing combined order instructions
US3370274A (en) * 1964-12-30 1968-02-20 Bell Telephone Labor Inc Data processor control utilizing tandem signal operations
US3395396A (en) * 1965-11-23 1968-07-30 Bell Telephone Labor Inc Information-dependent signal shifting for data processing systems
US3543245A (en) * 1968-02-29 1970-11-24 Ferranti Ltd Computer systems
US3553652A (en) * 1968-03-29 1971-01-05 Burroughs Corp Data field transfer apparatus
US3571803A (en) * 1968-06-04 1971-03-23 Bell Telephone Labor Inc Arithmetic unit for data processing systems
US3747070A (en) * 1971-12-22 1973-07-17 Bell Telephone Labor Inc Data field transfer and modification apparatus
FR2253415A5 (enExample) * 1973-12-04 1975-06-27 Cii
US3911405A (en) * 1974-03-20 1975-10-07 Sperry Rand Corp General purpose edit unit
US3961750A (en) * 1974-04-05 1976-06-08 Signetics Corporation Expandable parallel binary shifter/rotator
US3906459A (en) * 1974-06-03 1975-09-16 Control Data Corp Binary data manipulation network having multiple function capability for computers
US3969704A (en) * 1974-07-19 1976-07-13 Nanodata Corporation Word transformation apparatus for digital information processing
US3982229A (en) * 1975-01-08 1976-09-21 Bell Telephone Laboratories, Incorporated Combinational logic arrangement
US4012722A (en) * 1975-09-20 1977-03-15 Burroughs Corporation High speed modular mask generator
US4085447A (en) * 1976-09-07 1978-04-18 Sperry Rand Corporation Right justified mask transfer apparatus

Also Published As

Publication number Publication date
DE2745451A1 (de) 1978-04-20
FR2368087B1 (enExample) 1980-03-21
JPS5350629A (en) 1978-05-09
GB1579968A (en) 1980-11-26
FR2368087A1 (fr) 1978-05-12
CA1099414A (en) 1981-04-14
US4139899A (en) 1979-02-13
BE856557A (fr) 1977-10-31

Similar Documents

Publication Publication Date Title
JPS6027415B2 (ja) フィ−ルド転送回路網
US3961750A (en) Expandable parallel binary shifter/rotator
US4472788A (en) Shift circuit having a plurality of cascade-connected data selectors
CA1325281C (en) Multiple function data processor
US5268855A (en) Common format for encoding both single and double precision floating point numbers
US4251875A (en) Sequential Galois multiplication in GF(2n) with GF(2m) Galois multiplication gates
EP1073950B1 (en) Method and apparatus for performing shift operations on packed data
US4085447A (en) Right justified mask transfer apparatus
US4780842A (en) Cellular processor apparatus capable of performing floating point arithmetic operations
US3515344A (en) Apparatus for accumulating the sum of a plurality of operands
JPH086544A (ja) 直交データ変換用回転レジスタ
US6754689B2 (en) Method and apparatus for performing subtraction in redundant form arithmetic
US4775952A (en) Parallel processing system apparatus
US5126964A (en) High performance bit-sliced multiplier circuit
US3997771A (en) Apparatus and method for performing an arithmetic operation and multibit shift
Hilewitz et al. A new basis for shifters in general-purpose processors for existing and advanced bit manipulations
JPH0133850B2 (enExample)
US3454310A (en) Boolian connective system
JP2597775B2 (ja) 除算方法および除算装置
EP0932273B1 (en) Executing permutations
US5235539A (en) Method and apparatus for generating carry out signals
US4879675A (en) Parity generator circuit and method
US4719590A (en) Apparatus and method for performing addition and subtraction
US4941121A (en) Apparatus for high performance multiplication
JP3210420B2 (ja) 整数上の乗算回路