JPS5769449A - Digital arithmetic circuit - Google Patents
Digital arithmetic circuitInfo
- Publication number
- JPS5769449A JPS5769449A JP55143802A JP14380280A JPS5769449A JP S5769449 A JPS5769449 A JP S5769449A JP 55143802 A JP55143802 A JP 55143802A JP 14380280 A JP14380280 A JP 14380280A JP S5769449 A JPS5769449 A JP S5769449A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- gates
- output
- gate device
- arithmetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
Abstract
PURPOSE:To obtain data, obtained by rewriting bits at optional positions of a digital signal in a desired bit pattern, easily at a high speed, by adding a mask register and a gate device to the arithmetic part of a CPU. CONSTITUTION:The parallel output M and output M' of a bit pattern set in a mask register 1 are applied to AND gates 61 and 62 through output data lines 4 and 5 and OR gates 63 and 64 of a gate device 6, and a mask enable signal (m) is applied to the AND gates 61 and 62 through a signal line 7 and the OR gates 63 and 64. When the signal (m) is a ''0'', an A' equal to an AM and a B' equal to a B'M are applied to an arithmetic logical operation circuit 10 through output data lines 2 and 3 respectively to perform the arithmetic of the kind of an indication passed through a control signal line 11, thereby sending an output signal F to an output data line 12. When the signal (m) is a ''1'', on the hand, the gate device 6 only permits input signals A and B to pass through it.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55143802A JPS5769449A (en) | 1980-10-15 | 1980-10-15 | Digital arithmetic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55143802A JPS5769449A (en) | 1980-10-15 | 1980-10-15 | Digital arithmetic circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5769449A true JPS5769449A (en) | 1982-04-28 |
Family
ID=15347312
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55143802A Pending JPS5769449A (en) | 1980-10-15 | 1980-10-15 | Digital arithmetic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5769449A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61249136A (en) * | 1985-04-27 | 1986-11-06 | Nec Corp | Register file integrated circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5350629A (en) * | 1976-10-18 | 1978-05-09 | Burroughs Corp | High speed shift network |
-
1980
- 1980-10-15 JP JP55143802A patent/JPS5769449A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5350629A (en) * | 1976-10-18 | 1978-05-09 | Burroughs Corp | High speed shift network |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61249136A (en) * | 1985-04-27 | 1986-11-06 | Nec Corp | Register file integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5790777A (en) | Electronic cash register | |
JPS6470824A (en) | Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device | |
JPS5769449A (en) | Digital arithmetic circuit | |
JPS5477533A (en) | Signal generating device | |
JPS5694596A (en) | Memory control system | |
JPS5534737A (en) | Key input read system | |
JPS573126A (en) | Input and output controlling system | |
JPS5422137A (en) | Bus line chekcing device | |
SU666642A1 (en) | Decoder | |
JPS57161940A (en) | Central processing device | |
JPS57111721A (en) | Bus driving control circuit | |
JPS57147752A (en) | Data processor | |
JPS57189261A (en) | Data processing device | |
JPS55127750A (en) | Transmission and receiving control circuit | |
JPS5515583A (en) | Bit slice type arithmetic circuit | |
JPS5644882A (en) | Time generating device | |
JPS5361239A (en) | Small-size electronic computer | |
JPS5390841A (en) | Electronic cash register | |
JPS56155444A (en) | Large scale integrated circuit device | |
JPS51117845A (en) | Electronic computer fault diagnostic equipment | |
JPS5518985A (en) | Output device of plural speed encoder | |
JPS5783841A (en) | Input device | |
JPS56157523A (en) | Display control system | |
JPS57109046A (en) | Logical processing system | |
JPS5445160A (en) | Telemeter apparatus |