JPS60260225A - Josephson or circuit - Google Patents

Josephson or circuit

Info

Publication number
JPS60260225A
JPS60260225A JP11712684A JP11712684A JPS60260225A JP S60260225 A JPS60260225 A JP S60260225A JP 11712684 A JP11712684 A JP 11712684A JP 11712684 A JP11712684 A JP 11712684A JP S60260225 A JPS60260225 A JP S60260225A
Authority
JP
Japan
Prior art keywords
current
bias current
interference element
josephson
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11712684A
Other languages
Japanese (ja)
Inventor
Tatsuya Ohori
達也 大堀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11712684A priority Critical patent/JPS60260225A/en
Publication of JPS60260225A publication Critical patent/JPS60260225A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/195Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
    • H03K19/1954Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices with injection of the control current

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)

Abstract

PURPOSE:To obtain a Josephson OR circuit possible for obtaining a large current gain by using an injection type interference element and a magnetic field coupling type interference element to constitute an injection type superconduction quantum interference element. CONSTITUTION:When a bias current is inputted to an inductance L5 from a terminal 6, a current corresponding to the bias current is induced to the L4 coupled magnetically with the L5, and the current flows to the injection type supervonduction quantum interference element 1 comprising Josephson JS junctions 2, 3 and the L4. Moreover, the bias current inputted from the terminal 6 is inputted to the interference element 1 through the L5. The current flowing to the interference element 1 is increased by the injection of the bias current and even if an input signal inputted via a JS element 7 is small, a sufficient load current to drive a load resistor 10 is supplied from the output of the interference element 1.

Description

【発明の詳細な説明】 (1)発明の技術分野 本発明は、論理和回路に係り、特にジョセフソン素子を
用いた電流利得の大きいジョセフソン論理和回路に関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention relates to an OR circuit, and more particularly to a Josephson OR circuit that uses Josephson elements and has a large current gain.

(2)発明の背景 ジョセフソン接合を複数個用いた超伝導量子干渉素子(
以下、干渉素子と示す)には、バイアス電流の与え方に
より注入型干渉素子と磁界結合型干渉素子がある。注入
型干渉素子はバイアス電流をジョセフソン接合部に直接
入力するものであり。
(2) Background of the invention A superconducting quantum interference device using multiple Josephson junctions (
There are two types of interference elements (hereinafter referred to as interference elements): injection type interference elements and magnetic field coupling type interference elements, depending on how a bias current is applied. Injection type interference elements input bias current directly into the Josephson junction.

磁界結合型干渉素子は干渉素子の外部に制御ラインを設
け、干渉素子を磁気的に制御するものである。
A magnetic field coupling type interference element is one in which a control line is provided outside the interference element to magnetically control the interference element.

(3)従来技術と問題点 特に注入型干渉素子を用いて論理和(以下。(3) Conventional technology and problems In particular, using an injection type interference element, the logical sum (hereinafter referred to as "disjunction") is used.

ORと示す)回路を構成した例は多く1例えば2個のジ
ョセフソン接合を並列に用いて第1図+a+に示すよう
に注入型量子干渉素子を構成し、接合部のインダクタン
スにバイアス電流を注入し、その後2個のジョセフソン
接合に入力信号を入力すると、干渉素子に並列に接続さ
れた負荷抵抗(図示せず)に負荷電流を供給するもので
ある。すなわち2個のジョセフソン接合によって構成さ
れたOR回路にバイアス電流と入力信号の両信号が入力
した時、OR回路の出力としてバイアス電流が取り出さ
れたことになる。
There are many examples of configuring circuits (denoted as OR).1For example, an injection type quantum interference device is constructed using two Josephson junctions in parallel as shown in Figure 1+a+, and a bias current is injected into the inductance of the junction. Then, when input signals are input to the two Josephson junctions, a load current is supplied to a load resistor (not shown) connected in parallel to the interference element. That is, when both the bias current and the input signal are input to the OR circuit constituted by two Josephson junctions, the bias current is taken out as the output of the OR circuit.

第1図(blは、第1tm(alの従来の注入型干渉素
子を用いたOR回路の負荷抵抗に充分な電流を供給でき
るようにするためのバイアス電流と入力電流−の闇値特
性を示す図である。同図に示す、横軸は入力電流、縦軸
はバイアス電流を示し、闇値特性曲線はバイアス電流と
入力電流の大きさの与えがたによって複数個あり、同じ
値の入力電流でも出力電流を供給できるバイアス電流は
2つある場合もあり1曲線は一価でなく多価関数となっ
ている。
Figure 1 (bl shows the dark value characteristics of the bias current and the input current to enable a sufficient current to be supplied to the load resistance of an OR circuit using a conventional injection interference element of 1tm(al). This is a diagram. In the figure, the horizontal axis shows the input current, and the vertical axis shows the bias current. There are multiple dark value characteristic curves depending on the magnitude of the bias current and the input current, and the input current However, there may be two bias currents that can supply the output current, and one curve is not a single value function but a multivalue function.

同図における曲線Iと■を直線近似すると第1図(C1
に示すようになり従来の注入型干渉素子を用いたOR回
路では1例えば曲線Iの傾きはバイアス電流3に対して
入力電流1の割合となり、傾きは小さく、従って従来の
OR回路では低いバイアス電流を供給した場合、充分な
出力電流を十分得るためには入力電流も大きくする必要
があり、従って利得が小さいという欠点があった。
Figure 1 (C1
For example, the slope of curve I is the ratio of input current 1 to bias current 3, and the slope is small, so in conventional OR circuit using injection type interference element, the slope is small, so in conventional OR circuit, bias current is low. In this case, it is necessary to increase the input current in order to obtain a sufficient output current, and therefore the gain is small.

(4)発明の目的 本発明は、上述の従来の欠点に鑑み、注入型干渉素子と
磁界結合型干渉素子とを用いて干渉素子を構成すること
により、大きな電流、利得を得ることを可能にしたジョ
セフソンOR回路を提供することを目的とするものであ
る。
(4) Purpose of the Invention In view of the above-mentioned conventional drawbacks, the present invention makes it possible to obtain large current and gain by constructing an interference element using an injection type interference element and a magnetic field coupling type interference element. It is an object of the present invention to provide a Josephson OR circuit that has the following characteristics.

(5)発明の構成 上記目的は本発明によれば、入出力分離手段を有する注
入型超伝導量子干渉素子と、該超伝導量子干渉素子にバ
イアス電流を磁界結合させる磁界結合手段と、前記超伝
導量子干渉素子に前記バイアス電流を注入する注入手段
とを有し、前記磁界結合手段に前記バイアス電流を流し
、その後前記注入手段を介して前記超伝導量子干渉素子
に前記バイアス電流を注入することを特徴とするジョセ
フソン論理和回路を提供することによって達成される。
(5) Structure of the Invention According to the present invention, the above objects include: an injection type superconducting quantum interference device having an input/output separation means; a magnetic field coupling means for magnetically coupling a bias current to the superconducting quantum interference device; injection means for injecting the bias current into the conduction quantum interference element, the bias current is caused to flow through the magnetic field coupling means, and then the bias current is injected into the superconducting quantum interference element via the injection means. This is achieved by providing a Josephson OR circuit characterized by .

(6)発明の実施例 以下2本発明の一実施例を添付図面に従って詳述する。(6) Examples of the invention Hereinafter, two embodiments of the present invention will be described in detail with reference to the accompanying drawings.

第2図は本発明のジョセフソンOR回路の等価回路図で
ある。
FIG. 2 is an equivalent circuit diagram of the Josephson OR circuit of the present invention.

同図において、干渉素子1、はジョセフソン接合2.3
.インダクタンス4の超伝導閉ループで構成されている
。インダクタンス5はインダクタンス4と磁気結合され
、インダクタンス5の一端はバイアス電流が入力する端
子6に接続され、他端・は干渉素子lに接続されている
。すなわち、バイアス電流を干渉素子■に注入する前に
干渉素子と磁界結合させているところに特徴がある。ジ
ョセフソン接合7と抵抗8は端子9から入力する入力信
号と干渉素子1の出力とを分離するための素子であり、
また負荷抵抗10は干渉素子1の出力を取り出すための
抵抗である。
In the figure, interference element 1 is a Josephson junction 2.3
.. It consists of a superconducting closed loop with an inductance of 4. The inductance 5 is magnetically coupled to the inductance 4, one end of the inductance 5 is connected to a terminal 6 into which a bias current is input, and the other end is connected to the interference element l. That is, the feature is that the bias current is magnetically coupled to the interference element (1) before being injected into the interference element (2). The Josephson junction 7 and the resistor 8 are elements for separating the input signal input from the terminal 9 and the output of the interference element 1,
Further, the load resistor 10 is a resistor for taking out the output of the interference element 1.

以上のような構成のジョセフソンOR回路の動作説明を
以下で行う。
The operation of the Josephson OR circuit configured as above will be explained below.

端子6からバイアス電流がインダクタンス5に入力され
ると、インダクタンス5と磁気結合するインダクタンス
4にバイアス電流に対応した電流が誘起され、ジョセフ
ソン接合2,3.インダクタンス4の干渉素子1に電流
が流れる。さらに端子6から入力、したバイアス電流は
インダクタンス5を通して干渉素子1に入力される。こ
のバイアス電流の注入により、上述の干渉素子1に流判
る電流は増加し、端子9からジョセフソン素子7を介し
て入力する入力信号が小さくても干渉素子1の出力から
負荷抵抗10を駆動できる充分7な負荷電流を供給する
ことができる。
When a bias current is input to the inductance 5 from the terminal 6, a current corresponding to the bias current is induced in the inductance 4 magnetically coupled to the inductance 5, and the Josephson junctions 2, 3, . A current flows through the interference element 1 of inductance 4 . Further, the bias current inputted from the terminal 6 is inputted to the interference element 1 through the inductance 5. By injecting this bias current, the current flowing through the interference element 1 described above increases, and even if the input signal input from the terminal 9 through the Josephson element 7 is small, the load resistor 10 can be driven from the output of the interference element 1. A sufficient load current can be supplied.

従って、′従来と同一、のバイアス電流を端¥6から入
力した場合、端子9に入力する信号は小さくてすむ。こ
の時の闇値特性を第3図に示す。同図において、13.
14は闇値特性曲線を示す。同図はインダクタンス4の
値をLとし、ジョセフソン接合2.3の臨界電流をIn
とし、インダクタンス4.5の結合係数をKとし、磁束
密度をΦ0とした時+:、Ljo/Φ0を0.65. 
Kを0.4に設定した闇値特性であり、(’lきの非常
に大きな曲線14を利用するようにバイアス電流と入力
電流を制御すれば、バイアス電流と入力電流が小さくて
も干渉素子1からは負荷を駆動するのに充分な出力電流
を得ることができる。
Therefore, if the same bias current as in the conventional case is input from the terminal 6, the signal input to the terminal 9 can be small. The dark value characteristics at this time are shown in FIG. In the same figure, 13.
14 shows a dark value characteristic curve. In the figure, the value of inductance 4 is L, and the critical current of Josephson junction 2.3 is In
When the coupling coefficient of inductance 4.5 is K and the magnetic flux density is Φ0, +:, Ljo/Φ0 is 0.65.
This is the dark value characteristic with K set to 0.4, and if the bias current and input current are controlled so as to utilize the very large curve 14, even if the bias current and input current are small, the interference element 1, it is possible to obtain an output current sufficient to drive a load.

第4図は本発明のジョセフソンOR回路の他の実施例を
示す等価回路図であり、第3図における傾きの大きな闇
値特性14を利用するよう5バイアス電流と入力電流を
制御できる回路である。同図において第2図と同一・箇
所には同一番号を付して構成の説明を省略する。
FIG. 4 is an equivalent circuit diagram showing another embodiment of the Josephson OR circuit of the present invention, which is a circuit that can control the bias current and input current to utilize the dark value characteristic 14 with a large slope in FIG. be. In this figure, the same parts as those in FIG. 2 are given the same numbers, and the explanation of the structure will be omitted.

第2図と異なるのはジョセフソン素子12と抵抗8が付
加されていることである。すなわちインダクタンス5の
一端は第2図と同様に端子6に接続されているが、他端
は抵抗11を介して干渉素子1に入力される。またイン
ダクタンス5と抵抗11の接続点と接地間にインダクタ
ンス5に流れるバイアス電流の初期電流を吸収するため
のジョセフソン接合12が設けられている。
The difference from FIG. 2 is that a Josephson element 12 and a resistor 8 are added. That is, one end of the inductance 5 is connected to the terminal 6 as in FIG. 2, but the other end is input to the interference element 1 via the resistor 11. Further, a Josephson junction 12 for absorbing the initial current of the bias current flowing through the inductance 5 is provided between the connection point between the inductance 5 and the resistor 11 and the ground.

以上のような構成のジョセフソンOR回路の動作説明を
以下で行う。
The operation of the Josephson OR circuit configured as above will be explained below.

端子6から入力したバイアス電流はインダクタンス5に
入力し、インダクタンス4とインダクタンス5の磁気結
合により、ジョセフソン接合2゜3、インダクタンス4
の回路に電流が流れる。インダクタンス5を流れた初期
電流はジョセフソン接合12に超伝導電流が流れるため
にジョセフソン接合12に流れ、干渉素子1には入力せ
ず、ジョセフソン接合12を雰−b”r接地に流れ込む
。バイアス電流が大きくなり臨界電流を越えるとジョセ
フソン接合12は、スイッチしてジョセフソン接合12
の抵抗値を高抵抗値とする。このためバイアス電流は抵
抗値の低い抵抗11を介して出力に流れる。また干渉素
子1は前述の一実施例と同様に、抵抗7を介して端子9
に入力する入力信号により負荷抵抗10に出力電流を流
す。
The bias current input from terminal 6 is input to inductance 5, and due to the magnetic coupling between inductance 4 and inductance 5, a Josephson junction 2°3 and inductance 4 are formed.
Current flows through the circuit. The initial current flowing through the inductance 5 flows into the Josephson junction 12 because a superconducting current flows through the Josephson junction 12, does not enter the interference element 1, and flows through the Josephson junction 12 to the atmosphere-b''r ground. When the bias current increases and exceeds the critical current, the Josephson junction 12 switches and becomes the Josephson junction 12.
The resistance value of is defined as the high resistance value. Therefore, the bias current flows to the output via the resistor 11 having a low resistance value. Further, the interference element 1 is connected to the terminal 9 via the resistor 7, as in the above-mentioned embodiment.
An output current is caused to flow through the load resistor 10 in response to an input signal input to the load resistor 10.

第5図は本実施例の回路における動作点の移動の仕方を
第3図の闇値特性上に写像した図である。
FIG. 5 is a diagram in which the movement of the operating point in the circuit of this embodiment is mapped onto the dark value characteristic of FIG.

端子6から入力した初期のバイアス電流はジョセフソン
接合12に流れ、干渉素子1に入力しないため、インダ
クタンス4,5の磁気結合による誘導電流だけとなり、
同図に示すように角度θだけ遅れた0点に動作点が移動
する。さらにバイアス電流を大きくするとジョセフソン
素子2,3は高 )抵抗となるのでバイアス電流は抵抗
11を介して出力側にバイアス電流が流される。このと
き動作点はA点に移動して入力電流が零の曲線13より
も上側のバイアス電流となる。
The initial bias current input from the terminal 6 flows into the Josephson junction 12 and does not input into the interference element 1, so only the induced current due to the magnetic coupling between the inductances 4 and 5 occurs.
As shown in the figure, the operating point moves to the 0 point delayed by the angle θ. When the bias current is further increased, the Josephson elements 2 and 3 have a high resistance, so that the bias current is passed through the resistor 11 to the output side. At this time, the operating point moves to point A, and the bias current becomes higher than the curve 13 where the input current is zero.

このように、バイアス電流の動作点をo−c −Aと移
動させることにより、干渉素子1のミススイッチの原因
となる闇値曲線13を横切ることなく迂回するので動作
点をA点に移動し、従って誤動作の可能性はなく入力電
流により必要とする傾きの大きな闇値曲線14を用いて
干渉素子1を動作させることができ利得を大きくするこ
とができることになる。
In this way, by moving the operating point of the bias current to o-c-A, the dark value curve 13, which causes mis-switching of the interference element 1, can be bypassed without crossing it, so the operating point can be moved to point A. Therefore, there is no possibility of malfunction, and the interference element 1 can be operated using the dark value curve 14 with a large slope required by the input current, and the gain can be increased.

(7)発明の効果 以上詳細に説明した様に本発明によれば、注入型干渉素
子に入力するバイアス電流を干渉素子のインダクタンス
と磁気結合させる簡単な構成で大きな電流利得を得るこ
とができ9本発明の論理和回路を用いることにより回路
設計上のマージンが拡大する効果がある。
(7) Effects of the Invention As explained in detail above, according to the present invention, a large current gain can be obtained with a simple configuration in which the bias current input to the injection interference element is magnetically coupled with the inductance of the interference element9. The use of the OR circuit of the present invention has the effect of expanding the margin in circuit design.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の干渉素子の闇値特性図、第2図は本発明
によるジョセフソン論理和回路の等価回路図、第3図は
本発明によるジョセフソン論理和回路の闇値特性図、第
4図は本発明による他のジョセフソン論理和回路の等価
回路図、第5図は干渉素子の動作説明の構成図である。 1−−−−超伝導量子干渉素子、 2.3,7゜12−
′−−−−−ジョセフソン接合、 4. 5−−−−−
インダクタンス、 13.14 −−−−−闇値特性曲
線 第1図 (Q) ゛第1図 (C) 第2図 ± 第3図 ′・4 図 第5図
FIG. 1 is a dark value characteristic diagram of a conventional interference element, FIG. 2 is an equivalent circuit diagram of a Josephson OR circuit according to the present invention, and FIG. 3 is a dark value characteristic diagram of a Josephson OR circuit according to the present invention. FIG. 4 is an equivalent circuit diagram of another Josephson OR circuit according to the present invention, and FIG. 5 is a configuration diagram illustrating the operation of the interference element. 1----Superconducting quantum interference device, 2.3,7゜12-
'---Josephson junction, 4. 5------
Inductance, 13.14 ---- Dark value characteristic curve Figure 1 (Q) Figure 1 (C) Figure 2 ± Figure 3', 4 Figure 5

Claims (2)

【特許請求の範囲】[Claims] (1)入出力分離手段を有する注入型超伝導量子干渉素
子と、該超伝導量子干渉素子にバイアス電流を磁界結合
させる磁界結合手段と、前記超伝導量子干渉素子に前記
バイアス電流を注入する注入手段とを有し、前記磁界結
合手段に前記バイアス電流を流し、その後前記注入手段
を介して前記超伝導量子干渉素子に前記バイアス電流を
注入することを特徴とするジョセフソン論理和回路。 ゝ・−
(1) An injection type superconducting quantum interference device having an input/output separation means, a magnetic field coupling means for magnetically coupling a bias current to the superconducting quantum interference device, and an injection for injecting the bias current into the superconducting quantum interference device. A Josephson OR circuit comprising: means for causing the bias current to flow through the magnetic field coupling means, and then injecting the bias current into the superconducting quantum interference device via the injection means.ゝ・−
(2)前記注入手段はジョセフソン接合と抵抗とを用い
前記バイアス電流の一部を前記超伝導量子干渉素子に注
入することを特徴とする特許請求の範囲第1項記載のジ
ョセフソン論理和回路。
(2) The Josephson OR circuit according to claim 1, wherein the injection means uses a Josephson junction and a resistor to inject a part of the bias current into the superconducting quantum interference device. .
JP11712684A 1984-06-07 1984-06-07 Josephson or circuit Pending JPS60260225A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11712684A JPS60260225A (en) 1984-06-07 1984-06-07 Josephson or circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11712684A JPS60260225A (en) 1984-06-07 1984-06-07 Josephson or circuit

Publications (1)

Publication Number Publication Date
JPS60260225A true JPS60260225A (en) 1985-12-23

Family

ID=14704079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11712684A Pending JPS60260225A (en) 1984-06-07 1984-06-07 Josephson or circuit

Country Status (1)

Country Link
JP (1) JPS60260225A (en)

Similar Documents

Publication Publication Date Title
SE420662B (en) JOSEPHSON TUNNEL-CIRCUIT
US4611132A (en) Circuit utilizing Josephson effect
JPS60260225A (en) Josephson or circuit
US4538077A (en) Circuit utilizing Josephson effect
US3398299A (en) Cryotron using anisotropic ferromagnetic film
US4603263A (en) Josephson pulse generator of current injection type
JPH0234492B2 (en)
JP2550587B2 (en) The Josephson Gate
JPH023326B2 (en)
JPH0234493B2 (en)
JPH047131B2 (en)
JPH0234530B2 (en)
JPH0425639B2 (en)
JPH0425640B2 (en)
Terzioglu et al. Margins and yield in superconducting circuits with gain
JP2871772B2 (en) Superconducting circuit
JPH05191252A (en) Josephson polarity switching type driving circuit
JPS58146127A (en) Current injection type pulse generating circuit using josephson effect
JPS59188235A (en) Current injection type logical gate circuit using josephson effect
JPH03234121A (en) Current injection type josephson gate
JPS60125018A (en) Superconductive logical gate
JPH0226418B2 (en)
JPS61263310A (en) Down-edge detection circuit using josephson junction
JPS6141173B2 (en)
JPH0580835B2 (en)