JPS60256998A - ダイナミツク型半導体記憶装置 - Google Patents
ダイナミツク型半導体記憶装置Info
- Publication number
- JPS60256998A JPS60256998A JP59113742A JP11374284A JPS60256998A JP S60256998 A JPS60256998 A JP S60256998A JP 59113742 A JP59113742 A JP 59113742A JP 11374284 A JP11374284 A JP 11374284A JP S60256998 A JPS60256998 A JP S60256998A
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- sense amplifier
- memory cell
- storage capacitor
- potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59113742A JPS60256998A (ja) | 1984-06-01 | 1984-06-01 | ダイナミツク型半導体記憶装置 |
US06/738,870 US4715015A (en) | 1984-06-01 | 1985-05-29 | Dynamic semiconductor memory with improved sense signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59113742A JPS60256998A (ja) | 1984-06-01 | 1984-06-01 | ダイナミツク型半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60256998A true JPS60256998A (ja) | 1985-12-18 |
JPH0370877B2 JPH0370877B2 (ko) | 1991-11-11 |
Family
ID=14619973
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59113742A Granted JPS60256998A (ja) | 1984-06-01 | 1984-06-01 | ダイナミツク型半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60256998A (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63896A (ja) * | 1986-06-20 | 1988-01-05 | Fujitsu Ltd | 半導体記憶装置の動作方法 |
JPH06223572A (ja) * | 1992-10-30 | 1994-08-12 | Internatl Business Mach Corp <Ibm> | Dram構造 |
-
1984
- 1984-06-01 JP JP59113742A patent/JPS60256998A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63896A (ja) * | 1986-06-20 | 1988-01-05 | Fujitsu Ltd | 半導体記憶装置の動作方法 |
JPH06223572A (ja) * | 1992-10-30 | 1994-08-12 | Internatl Business Mach Corp <Ibm> | Dram構造 |
Also Published As
Publication number | Publication date |
---|---|
JPH0370877B2 (ko) | 1991-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4584672A (en) | CMOS dynamic random-access memory with active cycle one half power supply potential bit line precharge | |
US5202854A (en) | Semiconductor memory circuit | |
US4086662A (en) | Memory system with read/write control lines | |
US4792922A (en) | Dynamic semiconductor memory with smaller memory cells | |
US5184324A (en) | Dynamic semiconductor multi-value memory device | |
JPH0518198B2 (ko) | ||
US6049493A (en) | Semiconductor memory device having a precharge device | |
US4794571A (en) | Dynamic read-write random access memory | |
JPH0361279B2 (ko) | ||
US6178121B1 (en) | Semiconductor memory device, semiconductor device, and electronic apparatus using the semiconductor device | |
EP0261609B1 (en) | Semiconductor memory device having data bus reset circuits | |
US4991142A (en) | Dynamic random access memory with improved sensing and refreshing | |
US5329479A (en) | Dynamic semiconductor memories | |
US5835403A (en) | Multiplication of storage capacitance in memory cells by using the Miller effect | |
KR100231404B1 (ko) | 다수의 값을 갖는 소형 반도체 메모리 디바이스 | |
US4858193A (en) | Preamplification method and apparatus for dram sense amplifiers | |
US4069474A (en) | MOS Dynamic random access memory having an improved sensing circuit | |
US5761112A (en) | Charge storage for sensing operations in a DRAM | |
US5995410A (en) | Multiplication of storage capacitance in memory cells by using the Miller effect | |
US5177708A (en) | Dynamic random access memory and method for equalizing sense amplifier drive signal lines | |
JPH0414435B2 (ko) | ||
JPS60256998A (ja) | ダイナミツク型半導体記憶装置 | |
JPS5935114B2 (ja) | 増巾回路 | |
JPS60258794A (ja) | ダイナミツク型半導体記憶装置 | |
KR100218305B1 (ko) | 분산형 센스앰프를 갖는 디램 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |