JPS60254786A - 高密度印刷配線方法 - Google Patents
高密度印刷配線方法Info
- Publication number
- JPS60254786A JPS60254786A JP59111945A JP11194584A JPS60254786A JP S60254786 A JPS60254786 A JP S60254786A JP 59111945 A JP59111945 A JP 59111945A JP 11194584 A JP11194584 A JP 11194584A JP S60254786 A JPS60254786 A JP S60254786A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- conductor width
- wires
- processing
- lattice
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 12
- 239000004020 conductor Substances 0.000 claims description 24
- 238000012545 processing Methods 0.000 claims description 18
- 239000000284 extract Substances 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 238000013461 design Methods 0.000 description 3
- 241000862969 Stella Species 0.000 description 2
- 238000005452 bending Methods 0.000 description 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 description 1
- 238000012993 chemical processing Methods 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
Landscapes
- Manufacturing Of Printed Wiring (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59111945A JPS60254786A (ja) | 1984-05-31 | 1984-05-31 | 高密度印刷配線方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59111945A JPS60254786A (ja) | 1984-05-31 | 1984-05-31 | 高密度印刷配線方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60254786A true JPS60254786A (ja) | 1985-12-16 |
| JPH0518149B2 JPH0518149B2 (enrdf_load_stackoverflow) | 1993-03-11 |
Family
ID=14574084
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59111945A Granted JPS60254786A (ja) | 1984-05-31 | 1984-05-31 | 高密度印刷配線方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60254786A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63108466A (ja) * | 1986-10-27 | 1988-05-13 | Fujitsu Ltd | 計算機援用設計装置 |
-
1984
- 1984-05-31 JP JP59111945A patent/JPS60254786A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63108466A (ja) * | 1986-10-27 | 1988-05-13 | Fujitsu Ltd | 計算機援用設計装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0518149B2 (enrdf_load_stackoverflow) | 1993-03-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6197452B1 (en) | Light exposure pattern mask with dummy patterns and production method of the same | |
| US6826742B2 (en) | Semiconductor device, designing method thereof, and recording medium storing semiconductor designing program | |
| JP2002009160A (ja) | 半導体集積回路の自動レイアウト方法、この方法で製造した半導体集積回路及びこの方法を記録した記録媒体 | |
| DE102015200694A1 (de) | Verfahren, computersystem und computerlesbares speichermedium zum erzeugen eines layouts eines integrierten schaltkreises | |
| EP0847022A3 (en) | Method for designing an architectural system | |
| US6499135B1 (en) | Computer aided design flow to locate grounded fill in a large scale integrated circuit | |
| JPS60254786A (ja) | 高密度印刷配線方法 | |
| DE4124739A1 (de) | Verfahren und einrichtung zum generieren einer datenbank zur automatischen leiterplattenpruefung | |
| EP1146393B1 (de) | Verfahren zur Herstellung von Masken für die Fertigung von Halbleiterstrukturen | |
| JPS6092695A (ja) | 高密度印刷配線方法 | |
| JPS6030194A (ja) | 高密度印刷配線方法 | |
| US4410574A (en) | Printed circuit boards and methods for making same | |
| JPH0290368A (ja) | Ｓｍｄ部品端子の自動引出し配線データ作成方法 | |
| JP2833886B2 (ja) | 半導体集積回路の自動レイアウト手法 | |
| JPH06124321A (ja) | 自動配線処理方法 | |
| JPS63313277A (ja) | 配線パタ−ンチェック方法 | |
| JPH0421074A (ja) | プリント配線板の自動改造処理方法 | |
| JPH033349A (ja) | 半導体集積回路の自動配線方法 | |
| JPH02132561A (ja) | 自動配線方式 | |
| CN118821701A (zh) | Pcb比对方法、装置、电子设备及介质 | |
| Johnson | PC board layout techniques | |
| JPH05334395A (ja) | サイジング処理方法 | |
| JPS63220542A (ja) | 半導体装置の製造方法 | |
| JPH04326551A (ja) | 集積回路設計方法 | |
| JPH06342456A (ja) | 配線レイアウト方法 |