JPS60254351A - サブセツトシミユレ−タ - Google Patents
サブセツトシミユレ−タInfo
- Publication number
- JPS60254351A JPS60254351A JP59111378A JP11137884A JPS60254351A JP S60254351 A JPS60254351 A JP S60254351A JP 59111378 A JP59111378 A JP 59111378A JP 11137884 A JP11137884 A JP 11137884A JP S60254351 A JPS60254351 A JP S60254351A
- Authority
- JP
- Japan
- Prior art keywords
- subset
- control program
- data
- communication
- simulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Computer And Data Communications (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59111378A JPS60254351A (ja) | 1984-05-31 | 1984-05-31 | サブセツトシミユレ−タ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59111378A JPS60254351A (ja) | 1984-05-31 | 1984-05-31 | サブセツトシミユレ−タ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60254351A true JPS60254351A (ja) | 1985-12-16 |
JPH033252B2 JPH033252B2 (enrdf_load_stackoverflow) | 1991-01-18 |
Family
ID=14559665
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59111378A Granted JPS60254351A (ja) | 1984-05-31 | 1984-05-31 | サブセツトシミユレ−タ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60254351A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4918594A (en) * | 1986-02-07 | 1990-04-17 | Hitachi, Ltd. | Method and system for logical simulation of information processing system including logic circuit model and logic function model |
US5062067A (en) * | 1989-03-15 | 1991-10-29 | Vlsi Technology, Inc. | Levelized logic simulator with fenced evaluation |
-
1984
- 1984-05-31 JP JP59111378A patent/JPS60254351A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4918594A (en) * | 1986-02-07 | 1990-04-17 | Hitachi, Ltd. | Method and system for logical simulation of information processing system including logic circuit model and logic function model |
US5062067A (en) * | 1989-03-15 | 1991-10-29 | Vlsi Technology, Inc. | Levelized logic simulator with fenced evaluation |
Also Published As
Publication number | Publication date |
---|---|
JPH033252B2 (enrdf_load_stackoverflow) | 1991-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5715433A (en) | Dynamic software model for emulating hardware | |
US5153886A (en) | Visual display signal processing system and method | |
EP0471924A2 (en) | Automated function testing of application programs | |
US5388060A (en) | Simulated host computer/channel interface system | |
JPH1064173A (ja) | ハードディスクドライブのテスト装置及びテスト方法 | |
US7114112B2 (en) | Method, system, and program for simulating Input/Output (I/O) requests to test a system | |
US6028996A (en) | Method and apparatus for virtualizing system operation | |
EP0460114A1 (en) | System for evaluating the performance of a large scale programmable machine capable of having a plurality of terminals attached thereto | |
CN115794519A (zh) | 测试方法、系统、电子设备及可读存储介质 | |
CN113032246A (zh) | Ssd固件运行方法、装置、可读存储介质及电子设备 | |
JPS60254351A (ja) | サブセツトシミユレ−タ | |
CN117476086A (zh) | 存储器性能测试方法、装置、可读存储介质及电子设备 | |
US7047460B1 (en) | Method and apparatus for testing a storage interface | |
US6651038B1 (en) | Architecture for simulation testbench control | |
CN114186396A (zh) | 芯片的仿真测试方法、装置、设备及系统 | |
EP0820011A2 (en) | Method, apparatus and program storage device for analyzing an electronic circuit | |
CN115292760B (zh) | 芯片验证系统、方法及计算机可读存储介质 | |
JPS6053891B2 (ja) | 端末シミュレ−ト装置 | |
JP3177131B2 (ja) | 電子回路解析装置 | |
JP2000222012A (ja) | デバッグ支援装置およびデバッグ支援方法 | |
JP2002132534A (ja) | 入出力試験システム | |
CN119473934A (zh) | 一种多核系统的缓存一致性验证方法及装置 | |
JP2001216176A (ja) | デバッグ装置およびデバッグ方法ならびにデバッグプログラムを記憶した記憶媒体 | |
US20020007254A1 (en) | Automated evaluation system and program | |
JP4667991B2 (ja) | デバイス評価方法 |