JPS60250455A - 割り込み処理方式 - Google Patents

割り込み処理方式

Info

Publication number
JPS60250455A
JPS60250455A JP10556284A JP10556284A JPS60250455A JP S60250455 A JPS60250455 A JP S60250455A JP 10556284 A JP10556284 A JP 10556284A JP 10556284 A JP10556284 A JP 10556284A JP S60250455 A JPS60250455 A JP S60250455A
Authority
JP
Japan
Prior art keywords
processor
interrupt
vector
peripheral control
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10556284A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0125095B2 (enrdf_load_html_response
Inventor
Aritoshi Shirae
白江　有利
Masaru Ogushi
小櫛　勝
Tsuneharu Miyamoto
宮本　恒晴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP10556284A priority Critical patent/JPS60250455A/ja
Publication of JPS60250455A publication Critical patent/JPS60250455A/ja
Publication of JPH0125095B2 publication Critical patent/JPH0125095B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP10556284A 1984-05-24 1984-05-24 割り込み処理方式 Granted JPS60250455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10556284A JPS60250455A (ja) 1984-05-24 1984-05-24 割り込み処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10556284A JPS60250455A (ja) 1984-05-24 1984-05-24 割り込み処理方式

Publications (2)

Publication Number Publication Date
JPS60250455A true JPS60250455A (ja) 1985-12-11
JPH0125095B2 JPH0125095B2 (enrdf_load_html_response) 1989-05-16

Family

ID=14410976

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10556284A Granted JPS60250455A (ja) 1984-05-24 1984-05-24 割り込み処理方式

Country Status (1)

Country Link
JP (1) JPS60250455A (enrdf_load_html_response)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62184541A (ja) * 1986-02-10 1987-08-12 Hitachi Ltd データ処理装置の割り込み処理方法
JPS63155972U (enrdf_load_html_response) * 1987-04-01 1988-10-13

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62184541A (ja) * 1986-02-10 1987-08-12 Hitachi Ltd データ処理装置の割り込み処理方法
JPS63155972U (enrdf_load_html_response) * 1987-04-01 1988-10-13

Also Published As

Publication number Publication date
JPH0125095B2 (enrdf_load_html_response) 1989-05-16

Similar Documents

Publication Publication Date Title
US5021950A (en) Multiprocessor system with standby function
EP0319185B1 (en) Method and apparatus for checking a state machine
JPH08255124A (ja) データ処理システムおよび方法
US5313621A (en) Programmable wait states generator for a microprocessor and computer system utilizing it
JP2661222B2 (ja) パルス出力装置
US4580213A (en) Microprocessor capable of automatically performing multiple bus cycles
US4332011A (en) Data processing arrangement including multiple groups of I/O devices with priority between groups and within each group
US4692895A (en) Microprocessor peripheral access control circuit
JPS6043546B2 (ja) デ−タ転送異常処理方式
JPS60250455A (ja) 割り込み処理方式
US5261083A (en) Floppy disk controller interface for suppressing false verify cycle errors
JP2772352B2 (ja) 制御システムおよび処理装置
JPH03122745A (ja) Ｄｍａ制御方式
JP2000231539A (ja) データ転送システムおよびデータ転送方法
JPH04323755A (ja) Ｄｍａ装置
EP0288191B1 (en) Method and apparatus for data transfer handshake pipelining
JP3104341B2 (ja) 割込み処理システム
JPH0445067Y2 (enrdf_load_html_response)
JPH02140852A (ja) Ｄｍａ転送制御装置
JPH04156648A (ja) レディ信号監視装置
JPH01200438A (ja) 割込み制御回路
JPS6267653A (ja) バス制御方式
JPH03198136A (ja) Ｄｍａ転送データチェック方式
JPS6342547A (ja) 回線制御装置
JPH10333920A (ja) 割込み処理回路