JPS60247781A - 演算装置 - Google Patents

演算装置

Info

Publication number
JPS60247781A
JPS60247781A JP59105053A JP10505384A JPS60247781A JP S60247781 A JPS60247781 A JP S60247781A JP 59105053 A JP59105053 A JP 59105053A JP 10505384 A JP10505384 A JP 10505384A JP S60247781 A JPS60247781 A JP S60247781A
Authority
JP
Japan
Prior art keywords
overflow
arithmetic
data
register
barrel shifter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59105053A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0427587B2 (enrdf_load_stackoverflow
Inventor
Natsume Kurosaki
黒崎　なつめ
Katsuhiko Ueda
勝彦 上田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59105053A priority Critical patent/JPS60247781A/ja
Publication of JPS60247781A publication Critical patent/JPS60247781A/ja
Publication of JPH0427587B2 publication Critical patent/JPH0427587B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow
    • G06F7/49921—Saturation, i.e. clipping the result to a minimum or maximum value

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP59105053A 1984-05-23 1984-05-23 演算装置 Granted JPS60247781A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59105053A JPS60247781A (ja) 1984-05-23 1984-05-23 演算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59105053A JPS60247781A (ja) 1984-05-23 1984-05-23 演算装置

Publications (2)

Publication Number Publication Date
JPS60247781A true JPS60247781A (ja) 1985-12-07
JPH0427587B2 JPH0427587B2 (enrdf_load_stackoverflow) 1992-05-12

Family

ID=14397241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59105053A Granted JPS60247781A (ja) 1984-05-23 1984-05-23 演算装置

Country Status (1)

Country Link
JP (1) JPS60247781A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6211933A (ja) * 1985-07-09 1987-01-20 Nec Corp 演算回路
US5528525A (en) * 1992-10-16 1996-06-18 Matsushita Electric Industrial Co., Ltd. Processor for determining shift counts based on input data

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6211933A (ja) * 1985-07-09 1987-01-20 Nec Corp 演算回路
US5528525A (en) * 1992-10-16 1996-06-18 Matsushita Electric Industrial Co., Ltd. Processor for determining shift counts based on input data

Also Published As

Publication number Publication date
JPH0427587B2 (enrdf_load_stackoverflow) 1992-05-12

Similar Documents

Publication Publication Date Title
JPH05216624A (ja) 演算装置
JPS584369B2 (ja) デイジツトの有効性追跡装置
US4823300A (en) Performing binary multiplication using minimal path algorithm
US4873660A (en) Arithmetic processor using redundant signed digit arithmetic
JPH09222991A (ja) 加算方法および加算器
JPS60247781A (ja) 演算装置
EP0543024A1 (en) Divider
US4719590A (en) Apparatus and method for performing addition and subtraction
JPS6027024A (ja) 演算装置
US3462589A (en) Parallel digital arithmetic unit utilizing a signed-digit format
US20020178202A1 (en) Floating point multiplier for delimited operands
JP2856792B2 (ja) 浮動小数点数演算装置
JP3187402B2 (ja) 浮動小数点データ加減算回路
JPH0253819B2 (enrdf_load_stackoverflow)
KR0176883B1 (ko) 복소수 승산기
JP2931632B2 (ja) 桁移動装置及び浮動小数点演算装置
JP2608090B2 (ja) 高基数非回復型除算装置
Natarajan Arithmetic Operations and Circuits
JP3100868B2 (ja) 浮動小数点数のための算術演算装置
JPH03245225A (ja) 浮動小数点加減算装置
JPH0361224B2 (enrdf_load_stackoverflow)
Frangakis Serial negabinary adder-subtractor and multiplier
JPH04160533A (ja) マイクロ・プロセッサ
JPS60254231A (ja) 浮動小数点演算制御方式
JPH02224120A (ja) 浮動小数点演算器

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term