JPS6022678A - 論理装置の自己テスト装置 - Google Patents

論理装置の自己テスト装置

Info

Publication number
JPS6022678A
JPS6022678A JP59020143A JP2014384A JPS6022678A JP S6022678 A JPS6022678 A JP S6022678A JP 59020143 A JP59020143 A JP 59020143A JP 2014384 A JP2014384 A JP 2014384A JP S6022678 A JPS6022678 A JP S6022678A
Authority
JP
Japan
Prior art keywords
lines
random
test
signals
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59020143A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0536753B2 (enExample
Inventor
エドワ−ド・バツクスタ−・エイケルバ−ガ−
エリツク・リンドブル−ム
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6022678A publication Critical patent/JPS6022678A/ja
Publication of JPH0536753B2 publication Critical patent/JPH0536753B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • H03K19/1772—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register with synchronous operation of at least one of the logical matrixes

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
JP59020143A 1983-05-06 1984-02-08 論理装置の自己テスト装置 Granted JPS6022678A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US492288 1983-05-06
US06/492,288 US4546473A (en) 1983-05-06 1983-05-06 Random pattern self test design

Publications (2)

Publication Number Publication Date
JPS6022678A true JPS6022678A (ja) 1985-02-05
JPH0536753B2 JPH0536753B2 (enExample) 1993-05-31

Family

ID=23955696

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59020143A Granted JPS6022678A (ja) 1983-05-06 1984-02-08 論理装置の自己テスト装置

Country Status (4)

Country Link
US (1) US4546473A (enExample)
EP (1) EP0126322B1 (enExample)
JP (1) JPS6022678A (enExample)
DE (1) DE3475460D1 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0586505U (ja) * 1991-09-03 1993-11-22 丸高コンクリート工業株式会社 コンクリートブロック等の成形型枠
JPH0650808U (ja) * 1992-12-22 1994-07-12 新貝工業株式会社 コンクリート製品成形用型枠装置
US5504755A (en) * 1991-05-02 1996-04-02 Kabushiki Kaisha Toshiba Testable programmable logic array

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4658400A (en) * 1984-06-07 1987-04-14 Trilogy Computer Development Partners, Ltd. WSI tester
US4779273A (en) * 1984-06-14 1988-10-18 Data General Corporation Apparatus for self-testing a digital logic circuit
US4625311A (en) * 1984-06-18 1986-11-25 Monolithic Memories, Inc. Programmable array logic circuit with testing and verification circuitry
GB8626516D0 (en) * 1986-11-06 1986-12-10 Int Computers Ltd Testing programmable logic arrays
GB8626517D0 (en) * 1986-11-06 1986-12-10 Int Computers Ltd Testing programmable logic arrays
JPH01109921A (ja) * 1987-10-23 1989-04-26 Ricoh Co Ltd プログラマブルロジックアレイ
US4893311A (en) * 1988-04-25 1990-01-09 Motorola, Inc. CMOS implementation of a built-in self test input generator (BISTIG)
US5043988A (en) * 1989-08-25 1991-08-27 Mcnc Method and apparatus for high precision weighted random pattern generation
US5220519A (en) * 1990-12-28 1993-06-15 Endevco Corporation Method and apparatus for self-testing a transducer system
DE59410250D1 (de) * 1993-08-30 2003-04-10 Infineon Technologies Ag Prozessorschaltung mit Testeinrichtung
US5602989A (en) * 1995-05-15 1997-02-11 Advanced Micro Devices Inc. Bus connectivity verification technique
US6757856B2 (en) 2001-06-29 2004-06-29 International Business Machines Corporation Apparatus and method for hardware-assisted diagnosis of broken logic-test shift-registers

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3958110A (en) * 1974-12-18 1976-05-18 Ibm Corporation Logic array with testing circuitry
DE2951946A1 (de) * 1979-12-22 1981-07-02 Ibm Deutschland Gmbh, 7000 Stuttgart Fehlererkennungs- und -korrektureinrichtung fuer eine logische anordnung
US4435805A (en) * 1981-06-04 1984-03-06 International Business Machines Corporation Testing of logic arrays
DE3135368A1 (de) * 1981-09-07 1983-03-31 Siemens AG, 1000 Berlin und 8000 München Verfahren und anordnung zur funktionspruefung einer programmierbare logikanordnung
US4461000A (en) * 1982-03-01 1984-07-17 Harris Corporation ROM/PLA Structure and method of testing

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5504755A (en) * 1991-05-02 1996-04-02 Kabushiki Kaisha Toshiba Testable programmable logic array
JPH0586505U (ja) * 1991-09-03 1993-11-22 丸高コンクリート工業株式会社 コンクリートブロック等の成形型枠
JPH0650808U (ja) * 1992-12-22 1994-07-12 新貝工業株式会社 コンクリート製品成形用型枠装置

Also Published As

Publication number Publication date
US4546473A (en) 1985-10-08
DE3475460D1 (en) 1989-01-05
EP0126322B1 (en) 1988-11-30
EP0126322A1 (en) 1984-11-28
JPH0536753B2 (enExample) 1993-05-31

Similar Documents

Publication Publication Date Title
US3958110A (en) Logic array with testing circuitry
EP0006328A1 (en) System using integrated circuit chips with provision for error detection
US5422891A (en) Robust delay fault built-in self-testing method and apparatus
EP0632468A1 (en) Fast data compression circuit for semiconductor memory chips including an abist structure
KR970049545A (ko) 프로그래머블 패리티 체킹 및 비교 회로
US5031142A (en) Reset circuit for redundant memory using CAM cells
JPH0536753B2 (enExample)
JP3022990B2 (ja) 種々の検査パターンを有する並列検査による半導体メモリの検査回路装置
Li et al. Diagnosis of sequence-dependent chips
US4752729A (en) Test circuit for VSLI integrated circuits
JPH0820967B2 (ja) 集積回路
JP3129761B2 (ja) Ｐｌａのテスト容易化回路
JP2921505B2 (ja) 半導体記憶装置
US5530674A (en) Structure capable of simultaneously testing redundant and non-redundant memory elements during stress testing of an integrated circuit memory device
Otterstedt et al. Detection of CMOS address decoder open faults with March and pseudo random memory tests
US4682331A (en) Logic circuit with self-test
US5968190A (en) Redundancy method and circuit for self-repairing memory arrays
Jones et al. Automatic test generation methods for large scale integrated logic
JPH1166899A (ja) メモリテスト回路
US4727313A (en) Fault simulation for differential cascode voltage switches
US5815105A (en) Analog-to-digital converter with writable result register
KR900005474A (ko) 개량된 검사 회로
Spencer et al. Layout influences testability
US6552575B2 (en) Word line testability improvement
JP2669863B2 (ja) シミュレーション装置