JPS60214063A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS60214063A
JPS60214063A JP7041884A JP7041884A JPS60214063A JP S60214063 A JPS60214063 A JP S60214063A JP 7041884 A JP7041884 A JP 7041884A JP 7041884 A JP7041884 A JP 7041884A JP S60214063 A JPS60214063 A JP S60214063A
Authority
JP
Japan
Prior art keywords
signal
extended
information processing
select signal
expansion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7041884A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0259495B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Haruhisa Kashiwagi
柏木　治久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP7041884A priority Critical patent/JPS60214063A/ja
Publication of JPS60214063A publication Critical patent/JPS60214063A/ja
Publication of JPH0259495B2 publication Critical patent/JPH0259495B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP7041884A 1984-04-09 1984-04-09 情報処理装置 Granted JPS60214063A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7041884A JPS60214063A (ja) 1984-04-09 1984-04-09 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7041884A JPS60214063A (ja) 1984-04-09 1984-04-09 情報処理装置

Publications (2)

Publication Number Publication Date
JPS60214063A true JPS60214063A (ja) 1985-10-26
JPH0259495B2 JPH0259495B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-12-12

Family

ID=13430903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7041884A Granted JPS60214063A (ja) 1984-04-09 1984-04-09 情報処理装置

Country Status (1)

Country Link
JP (1) JPS60214063A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6444567A (en) * 1987-08-12 1989-02-16 Omron Tateisi Electronics Co Method for expanding system
US5301276A (en) * 1990-06-29 1994-04-05 Sanyo Electric Co., Ltd. Method and device for assigning I/O address in data processing apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6444567A (en) * 1987-08-12 1989-02-16 Omron Tateisi Electronics Co Method for expanding system
US5301276A (en) * 1990-06-29 1994-04-05 Sanyo Electric Co., Ltd. Method and device for assigning I/O address in data processing apparatus

Also Published As

Publication number Publication date
JPH0259495B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-12-12

Similar Documents

Publication Publication Date Title
US5239642A (en) Data processor with shared control and drive circuitry for both breakpoint and content addressable storage devices
US6101584A (en) Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory
JP2745949B2 (ja) オペランド情報の静的および動的マスキングを同時かつ独立して行うデータ・プロセッサ
US5341500A (en) Data processor with combined static and dynamic masking of operand for breakpoint operation
US8234441B2 (en) Processor system using synchronous dynamic memory
KR970011207B1 (ko) 원자 억세스를 제공하는 레지스터가 소프트웨어 인터록 없이 공유된 레지스터의 개별 비트를 세트하고 클리어하기 위한 방법 및 장치
US6959367B2 (en) System having read-modify-write unit
JP3226055B2 (ja) 情報処理装置
JPS59180767A (ja) 直列化装置
US6484244B1 (en) Method and system for storing and processing multiple memory commands
JPH0744455A (ja) アドレスデコーダ
US5701437A (en) Dual-memory managing apparatus and method including prioritization of backup and update operations
JPS60214063A (ja) 情報処理装置
JPS6330658B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH07176183A (ja) １サイクルで読み出し−修正−書き込みを行うメモリ・デバイス
US6356976B1 (en) LSI system capable of reading and writing at high speed
JPH09160831A (ja) 情報処理装置
JP3323341B2 (ja) エミュレーション用プロセッサおよびそれを搭載したエミュレータ
JP3242474B2 (ja) データ処理装置
JPH0554005A (ja) マルチプロセツサシステム
JPS6227423B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05274868A (ja) メモリ制御装置
JPH03276346A (ja) メモリカード
JPS6182253A (ja) メモリ−バンク切換方式
JPH047762A (ja) メモリアクセス方法