JPS60208892A - Method of producing circuit board having protecting layer - Google Patents
Method of producing circuit board having protecting layerInfo
- Publication number
- JPS60208892A JPS60208892A JP6507184A JP6507184A JPS60208892A JP S60208892 A JPS60208892 A JP S60208892A JP 6507184 A JP6507184 A JP 6507184A JP 6507184 A JP6507184 A JP 6507184A JP S60208892 A JPS60208892 A JP S60208892A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- paste
- resin
- circuit board
- curing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Manufacturing Of Printed Wiring (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は印刷回路の同一平面上に水平な回路保護層を有
する回路板の製造方法に係るものである。DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to a method of manufacturing a circuit board having a horizontal circuit protection layer on the same plane as a printed circuit.
従来、積層板衣面に回路を形成する方法としては、樹脂
を主成分とする抵抗、導゛戒ペーストに印刷し、乾燥・
硬化せしめて回路配線板を得る方法、及び例えば特公昭
55−(58891号公報に見られる様に、除去可能な
金属箔tキャリアーとし、該キャリアー上に抵抗及び導
体回路τ形成せしめて積層物上に載せ熱圧してなる所請
転写法による、水平回路板t4る方法等が用いられてい
る。Conventionally, the method of forming a circuit on the surface of a laminated board is to print on a resistor or conductor paste whose main component is resin, dry it, and then
A method for obtaining a circuit wiring board by curing and, for example, as seen in Japanese Patent Publication No. 58891, a removable metal foil t carrier is used, a resistor and a conductor circuit τ are formed on the carrier, and a laminate is formed. A method of transferring a horizontal circuit board t4 by placing it on a horizontal circuit board and hot pressing it is used.
しかるに、両方法共、取扱い上或は組立て作業等の工程
に於いて、抵抗及び導体部が擦過等で容易に傷つき、そ
の為に抵抗値が変化してしまったり、導体部分が断線し
てしまっfCvで実用に供さない事がしばしば起きてい
る。このような理由から、こnら印刷回路板の該回路部
を保護する目的で保護層葡形成せしめるには、該回路板
表面と保t!に層との密看性の向上を計る為にサンドペ
ーパー等會用いて慎械的に粗化するか、アルカリ脱脂、
又はトリクロロエチレン等の有機浴剤による所謂脱脂処
理を施した後に樹脂ワニス等により、塗布又はスクリー
ン印刷等で保護/d ’に形成しなけnばならなかった
。しかしながら、これらの方法は工程的に一工程増える
点、及びアルカリ或は有機浴剤による回路及び回路基板
等の劣化等の問題点が多々肩った。However, in both methods, the resistor and conductor parts are easily damaged by scratches during handling or assembly work, resulting in a change in resistance value or breakage of the conductor part. It often happens that fCv cannot be put to practical use. For these reasons, in order to form a protective layer for the purpose of protecting the circuit portion of a printed circuit board, it is necessary to protect the surface of the circuit board. In order to improve the tightness of the layer, it is carefully roughened using sandpaper, etc., or alkaline degreasing,
Alternatively, after performing a so-called degreasing treatment using an organic bath agent such as trichlorethylene, the protective layer had to be formed by coating or screen printing with a resin varnish or the like. However, these methods have many problems such as the addition of one step and deterioration of circuits, circuit boards, etc. due to alkaline or organic bath agents.
本発明はこれら従来技術の問題点に鑑みて成賂れたもの
でろ9、これらの欠点を改良すべく鋭意検討の結果、例
えば前記の特公昭55−158891号報で得らnる水
平回路板の利点を併せ備えた、水平保護J# ’2 !
する回路板?提供するに至ったものでるる。The present invention was developed in view of these problems in the prior art.9 As a result of intensive studies to improve these shortcomings, for example, the horizontal circuit board disclosed in the above-mentioned Japanese Patent Publication No. 158891/1989 was developed. Horizontal protection J#'2 with the advantages of
A circuit board? This is what we have come to offer.
以下、本発明について具体的に説明する。 The present invention will be explained in detail below.
本発明は、先づ硯体囲上に抵抗、導体の保護層となる樹
脂被膜を樹脂フェノでスクリーン印刷等の手段を用い、
て形成する。この場合、キャリアーとなる鏡体は合成樹
脂フィルムや金属箔等鏡面を有するものであれは良いが
、本発明に珀いられる鏡体としては、最終的にエツチン
グ除去可能な金栖箔が最も好lしい。一般的には、銅箔
、アルミ箔、鉄箔等が使用可能でるるが、取扱い上の利
点及び比較的安価で容易に入手可能なアルミ箔が本伝で
は好んで用いらnる。The present invention first uses means such as screen printing with a resin phenol to form a resin coating that will serve as a protective layer for resistors and conductors on the inkstone enclosure.
form. In this case, the mirror body serving as the carrier may be anything with a mirror surface, such as a synthetic resin film or metal foil, but the most preferred mirror body used in the present invention is Kanasu foil, which can be finally removed by etching. I want it. Generally, copper foil, aluminum foil, iron foil, etc. can be used, but aluminum foil is preferred in this paper because it has advantages in handling and is relatively inexpensive and easily available.
次に、保護被膜でるるか、保護4!、膜用の樹脂ワニス
として各種適用可能でるる。しかしながら好ましくは本
伝で用いられるプリプレグvia成する4’1JJlと
同一の成分とする事が接着性、回路板とした際の反りの
減少と太った観点から好lしい。一般的には上記特性を
考慮した場合、エポキシ樹脂tベースとしたフェノが好
んで用いらnる。Next, is there a protective coating? Protection 4! It can be used in various ways as a resin varnish for membranes. However, it is preferable to use the same components as the 4'1JJl used in this paper to form the prepreg via, from the viewpoints of adhesion, reduction of warpage when used as a circuit board, and weight. Generally, in consideration of the above characteristics, phenol based on epoxy resin is preferably used.
スクリーン印刷等で形成された該保護層忙加熱により、
指触乾燥状態乃至は完全に硬化せしめる。By heating the protective layer formed by screen printing etc.,
Allow to be dry to touch or completely cured.
この際、必要であれば紫外線硬化、電子線硬化、常温硬
化剤による常温硬化も適宜町1化である。At this time, if necessary, ultraviolet curing, electron beam curing, and room temperature curing using a room temperature curing agent are also carried out as appropriate.
次に、該保護層上に任意の導体、抵抗回j13k”形成
せしめる。導電、抵抗ペーストとしては、フェノール系
樹脂、エポキシ系樹脂、ポリエステル系樹脂、アクリル
系樹脂、アルキッドメラミン系使Jj旨、ポリイミド系
樹脂、□等の熱硬化性樹脂ンバインダーとし、これにカ
ーボン、銀粉、銅粉、ハンダ粉末等の導電材++τ配合
した所謂、等電、抵抗ペーストであれば全て使用可能で
あり、こnらのペースト頑忙単独もしくは組合わせて該
回路保護JvI上に所望の回路を形成せしめる。Next, any desired conductor or resistance circuit is formed on the protective layer.As the conductive and resistive paste, phenolic resin, epoxy resin, polyester resin, acrylic resin, alkyd melamine resin, polyimide, etc. Any so-called isoelectric or resistance paste can be used as long as it is a thermosetting resin binder such as a thermosetting resin, □, etc., and a conductive material such as carbon, silver powder, copper powder, or solder powder is mixed with it. A desired circuit is formed on the circuit protection JvI by applying these pastes alone or in combination.
次に該回路形成物t6i1!化せしめるには、加熱によ
る硬化方法が一般的であるが、場合によっては、紫外線
硬化、電子線硬化、常温硬化剤による常温硬化等い〃為
なる硬化方法の使用も適宜oJ能である。Next, the circuit formation t6i1! For this purpose, a curing method by heating is generally used, but depending on the case, other curing methods such as ultraviolet curing, electron beam curing, and room temperature curing using a room temperature curing agent may also be used as appropriate.
次に、所望の回路が形成ちれた金域箔t、接泗性會有す
る積層物最上層に回路面を接する様にして積層する。こ
の場合、槓ノー物としては檀々考見られるが、要は熱圧
密看性がめnば全て利用可能である。−例を挙げれば、
各種基材の熱硬化性情脂績ノー板、金属板、セラミック
板、プラスチックフィルム銅箔エツチング回路を有する
積層板等の表面に熱硬化性樹脂r必要とする厚みに塗布
したもので更に必資ならば該塗布)d ’1m B−ス
テージ迄半硬化せしめたもの、上記基板上に所謂グリプ
レグを一層乃至複数層設置したもの、熱成形可能な未硬
化状態のプリプレグ71枚乃至複数枚重ねたもの等の積
層物τ適宜利用出来る。Next, the metal foil t on which the desired circuit has been formed is laminated so that the circuit surface is in contact with the top layer of the laminate having adhesive properties. In this case, although there are many examples of non-consolidated materials, the point is that all materials can be used as long as they are heat-consolidable. -For example,
Thermosetting resin for various substrates: No.1 coating of thermosetting resin to the required thickness on the surface of plates, metal plates, ceramic plates, plastic films, laminates with copper foil etching circuits, etc., if necessary. d '1 m Semi-cured to the B-stage, one or more layers of so-called Gripreg installed on the above substrate, 71 or more layers of thermoformable uncured prepreg, etc. The laminate τ can be used as appropriate.
次に、これらの積4’?lJ’を熱圧して積層品となす
が、該回路に予め硬化ぞしめらnているために所望の熱
圧条件下での成形が可ηiである。即ち、−@を挙げn
ば、従来の回路形成法では、イミド系樹脂の様な硬化に
際して高温境地を必景とする樹脂tフェノール街脂の様
な比軟的+Nat熱性の低い基板には使用出来ないと云
う欠点もめったが、拳法によれば、上記の様な理由でこ
う云りfc 1flll約は全く黒いと云った利点が生
じる。Next, the product 4'? 1J' is hot-pressed to form a laminate, but since the circuit has been hardened in advance, it is possible to mold it under desired hot-pressure conditions. That is, -@ is raised and n
For example, conventional circuit forming methods rarely have the disadvantage that they cannot be used for resins such as imide resins, which require a high temperature environment during curing. However, according to Kempo, for the reasons mentioned above, there is an advantage that the fc 1flll is completely black.
次に、回船が形成さnた金属箔が、一体化さnた熱圧積
層品〃)ら、金属量のみ紫エツチングにより除去する。Next, only the amount of metal is removed by purple etching from the integrated thermo-pressure laminate () in which the metal foil on which the recirculation layer has been formed is removed.
エツチング除去法であるんに回路部、A層及び印刷回路
と雀属Y6の剥離には、外的な力が全く加わらないので
湯がつかずに、回路板の劣化が生じないと云う利点が生
ずる。The etching removal method has the advantage that no external force is applied to the peeling of the circuit part, layer A, and printed circuit from the Y6, so there is no hot water and no deterioration of the circuit board. arise.
〔発明の効米」
かくして釜属?h Kエツチングによ1lllは去して
得られる珠s ハu k ! Tる回路板は、こnらの
部分が平滑である上に、基板衣面に完全Vこ埋め込筐l
している水平回路である為に、回路部分への儲岩苛によ
る錫寺が極めてりf、1こくい上に、6桟ペーストが4
正条件下で+’pj成δ7したものでめゐ4↓により、
性rat女足性に曖几1ヒ回路板でめった。[Efficacy of invention] Thus, Kama Genus? h The beads obtained by removing 1llll by K etching. In addition to these parts being smooth, the circuit board has a completely V-embedded case on the board surface.
Because it is a horizontal circuit with
Under positive conditions, +'pj grows δ7, and by Mei4↓,
I was hit by an ambiguous first circuit board for a female rat.
以下に央7M例ン述べるが不発明はこnにより限定され
るものではない。An example of the invention will be described below, but the invention is not limited thereto.
実施例1
(1)厚み20μmのアルミ箔の鏡面上にエポキシ樹脂
を用いて板イ麦内必快な部分のみに回路株護層盆スタリ
ーン印刷法で形成し、これτ刀口熱オーブンで1500
1時間の処理ケ行い硬化させる。次に、この保護層上の
必JAL部分にフェノール系41 B’tt Fバイン
ダーにしたカーボン抵抗ペーストを用いてスクリーン印
刷で行い、1辞らnた抵抗回路=k 170℃1時間の
ふん囲気下で硬化6ぜ声。Example 1 (1) Using epoxy resin on the mirror surface of aluminum foil with a thickness of 20 μm, a circuit was formed only on the necessary parts of the rice board using the star line printing method, and this was heated in a τ Toguchi heat oven for 1,500 yen.
Treat for 1 hour to harden. Next, a carbon resistance paste made with a phenolic 41 B'tt F binder was screen printed on the necessary parts on this protective layer, and a resistance circuit was printed at 170°C for 1 hour under an atmosphere of feces. Hardened with a 6 cry.
更にフェノール系(IN庸τバインダーとした銀ペース
トr用いて必要部分にスクリーン印刷で回路を形成し、
同様に170″0.1時間のふん囲気下で硬化で行い回
路印刷アルミ箔【作成した。Furthermore, a circuit was formed by screen printing on the necessary parts using silver paste with a phenolic binder.
Similarly, a 170" circuit printed aluminum foil was prepared by curing in an atmosphere for 0.1 hour.
(2) 次に、紙基材エポキシf(脂プリプレグ’f
10層厘ねtc績ノ一部の最上部に(υで傅らnた印刷
アルミ箔の印刷面が接する様に配置し、m法により17
0°C18時10J熱圧、硬化ぜしめた。(2) Next, paper base epoxy f (fat prepreg 'f
Place the printed aluminum foil on the top of a part of the 10-layer sheet so that the printed surface is in contact with it, and use the m method to
It was hardened by heating and pressing at 0°C at 18:00 for 10J.
(3)(2)で侍らnfl−績層吻懺面からエツチング
により、アルミ箔を除去した処、回路保護層付き回路が
完全に埋め込デ几だ状態で転写さn、しかも回路部分と
基板間とが水平でめ6衣囲鋭面を有した回路板が得られ
た。(3) In (2), when the aluminum foil was removed by etching from the surface of the NFL-recording layer, the circuit with the circuit protection layer was completely embedded and transferred, and the circuit part and the board were transferred. A circuit board was obtained that had horizontal edges and sharp edges.
実流ifU 2
tL) 厚さ50μmのアルミ涌ミラー面上に、アミド
イミド’+AIJltf ’K N−メチルピロリドン
1ζワニスτスクリーン印刷法で用いて回路保護層を形
成し、100°Cの恒幌襦申に於いて10分間放置し浴
バlJ’z揮散させる。次いで250℃で15労間刀口
熱し、沼剤を完全に除去して、保14層髪形成せしめる
。Actual flow ifU 2 tL) A circuit protective layer was formed on the mirror surface of an aluminum tank with a thickness of 50 μm using the screen printing method of amideimide'+AIJltf'K N-methylpyrrolidone 1ζ varnish, and then heated at 100°C. Leave it for 10 minutes to evaporate the bath water. Next, the hair was heated at 250° C. for 15 minutes to completely remove the bog agent and form a 14-layer hair.
仄に、イミド系樹脂tバインダーとし1ヒカーボン系抵
抗ペーストF用いて、スクリーン印刷によりa抗回路τ
形成、回路保護ノーと同様の’JZし1工程kx丙用し
て砥仇回路τ形成する。史にイミド系側H@τバインダ
ーとする銀ペーストに用いて′−極回路τ所望の部分に
形カ又、、保d層、抵抗回路と同様の乾燥工a忙吐て、
得られた一]刷吻を更に80θ℃1時間の焼成で完全に
硬化させた。Meanwhile, using an imide resin T binder and a carbon resistance paste F, a resistance circuit τ was formed by screen printing.
Forming and protecting the circuit using the same 'JZ' process as in No. 1 and using 1 process k x 2 to form a circuit τ. In the history, use the imide side H@τ binder and silver paste to form the desired part of the '-polar circuit τ, and apply a drying process similar to that of the holding layer and the resistor circuit.
The obtained printing proboscis was further baked at 80θ°C for 1 hour to completely harden it.
(2)表面τ完全にサンディングした、ガラス基材ポリ
イミド樹J拒4,+を層板上に耐熱1生エポキシ情脂ワ
ニス忙釜布し、B−ステージ状態迄〃口熱吠化せしめた
。この接看剤囲とアルミ小止に形成された回路面とt対
向させて重ね、こAy150°C、50豐−の条件下で
2時間刀IJ熱加圧忙行った。かくの如くしてイ尋らf
’した積層切衣面より、エツチングによりアルミ箔を除
去した処、実施17111と同椋耐M4性に優れた水平
な回路保護層を有する回路板が傅らnた。(2) A glass-based polyimide resin J4,+ whose surface was completely sanded was coated with a heat-resistant epoxy resin varnish on a layer plate and heated to a B-stage state. This contact enclosure and the circuit surface formed on the aluminum stop were stacked facing each other, and heated and pressed using a knife IJ for 2 hours under the conditions of 150°C and 50°C. In this way, I asked f
When the aluminum foil was removed from the laminated surface by etching, a circuit board having a horizontal circuit protection layer with excellent M4 resistance as in Example 17111 was obtained.
Claims (1)
び有機済剤或は反応性稀釈剤等から成るフェスにより、
回路保護層を塗布又は印刷により形成し、これt硬化せ
しめて得られる該保護層上に、更に熱硬化性樹脂tビヒ
クルとした抵抗ペースト及び導電ペーストにより、回路
を形成し、該回路を乾燥、硬化せしめて得られる該回路
形成物の回路面の表面に、熱硬化性樹脂を紙、t6布、
ガラスクロス等の基材に含浸せしめ、’84HY!成分
IB−ステージ迄硬化させた所す肖プリプレグを一枚乃
至複数枚績ノーシ、加熱・刀n圧により一体化し、該成
形品の前記鏡体を除去して得られる保d7dτ有する回
路板の製造方法。 (2)熱硬化性ah旨クワニス偏重が、エポキシ系′樹
脂、ウレタン系樹脂、複系環を有する耐熱性情・ガク、
フェノール系但(脂、シリコーン系脩腫、ポリスルフォ
ン系樹月旨、ポリエステル系樹ガク、ポリアミド系11
盾及びこrlt−組合わせた樹脂を主成分とするもので
める特許請求の範囲第(17項記載の回路板の製造方法
。 (8) 導電、抵抗ペーストが熱硬化性II脂を主成分
とするカーボンペースト、銅ペースト、銀ペースト、ハ
ンダペーストの中から選択されタ一種又は二種以上の組
合わせである特許請求の範囲第(1)項記載の回路板の
製造方法。[Scope of Claims] (1) By a face made of a thermosetting resin and an organic preservative or a reactive diluent, etc. on a sharp surface that can be finally removed,
A circuit protective layer is formed by coating or printing, and on the protective layer obtained by curing, a circuit is further formed using a resistive paste and a conductive paste in a thermosetting resin vehicle, and the circuit is dried. A thermosetting resin is coated on the circuit surface of the circuit formed product obtained by curing with paper, T6 cloth, etc.
Impregnated into base material such as glass cloth, '84HY! Component IB - Manufacture of a circuit board having a tensile strength of d7dτ obtained by kneading one or more sheets of prepreg cured to the IB stage and integrating them by heating and pressure, and removing the mirror body of the molded product. Method. (2) The heat-resistant varnish has an epoxy-based resin, a urethane-based resin, and a multi-ring system.
Phenol (fat, silicone, polysulfone, polyester, polyamide 11)
(8) The conductive and resistive paste contains a thermosetting II resin as a main component. The method for manufacturing a circuit board according to claim 1, wherein one or a combination of two or more selected from carbon paste, copper paste, silver paste, and solder paste.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6507184A JPS60208892A (en) | 1984-04-03 | 1984-04-03 | Method of producing circuit board having protecting layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6507184A JPS60208892A (en) | 1984-04-03 | 1984-04-03 | Method of producing circuit board having protecting layer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60208892A true JPS60208892A (en) | 1985-10-21 |
Family
ID=13276347
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6507184A Pending JPS60208892A (en) | 1984-04-03 | 1984-04-03 | Method of producing circuit board having protecting layer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60208892A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56167392A (en) * | 1980-05-28 | 1981-12-23 | Sumitomo Bakelite Co | Method of producing flexible horizontal circuit board |
JPS57180195A (en) * | 1981-04-30 | 1982-11-06 | Sumitomo Bakelite Co | Method of producing circuit board |
JPS5892294A (en) * | 1981-11-28 | 1983-06-01 | 住友ベークライト株式会社 | Method of producing circuit board |
-
1984
- 1984-04-03 JP JP6507184A patent/JPS60208892A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56167392A (en) * | 1980-05-28 | 1981-12-23 | Sumitomo Bakelite Co | Method of producing flexible horizontal circuit board |
JPS57180195A (en) * | 1981-04-30 | 1982-11-06 | Sumitomo Bakelite Co | Method of producing circuit board |
JPS5892294A (en) * | 1981-11-28 | 1983-06-01 | 住友ベークライト株式会社 | Method of producing circuit board |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60208892A (en) | Method of producing circuit board having protecting layer | |
JPH0158642B2 (en) | ||
JPS6134377B2 (en) | ||
JPH1110791A (en) | Joining material for manufacture of single metal-applied laminated plate | |
JPH03244182A (en) | Manufacture of flexible printed wiring board | |
JPS61210691A (en) | Manufacture of wiring board having horizontal circuit | |
JPS61236882A (en) | Cover-lay film | |
JP2708821B2 (en) | Electric laminate | |
JP3262106B2 (en) | Copper foil with resin and printed circuit board using the same | |
JPS6330799B2 (en) | ||
JPS627190A (en) | Substrate for flexible wiring and manufacture thereof | |
JP3299501B2 (en) | Laminate molding plate and laminate | |
JPH0719972B2 (en) | Copper foil with resin for multilayer printed boards | |
JPS59129491A (en) | Method of producing laminated board for printed circuit board | |
JPS5818799B2 (en) | Tasou print high quality print | |
JPH03149890A (en) | Ceramic circuit board | |
JPS5890796A (en) | Method of producing multilayer printed circuit board | |
JPH07120853B2 (en) | Method for manufacturing multilayer wiring board | |
JPH1134273A (en) | Manufacture of laminate | |
JPH02130146A (en) | Electrical laminate | |
JPS61215056A (en) | Method of laminating high thermal conductive metal base printed substrate | |
JPS6330797B2 (en) | ||
JPS60214953A (en) | Metallic base printed wiring substrate | |
JPH0139234B2 (en) | ||
JPS58148762A (en) | Polyamidoimide resin laminated board and its manufacture |