JPS6020610U - programmable controller - Google Patents
programmable controllerInfo
- Publication number
- JPS6020610U JPS6020610U JP11000683U JP11000683U JPS6020610U JP S6020610 U JPS6020610 U JP S6020610U JP 11000683 U JP11000683 U JP 11000683U JP 11000683 U JP11000683 U JP 11000683U JP S6020610 U JPS6020610 U JP S6020610U
- Authority
- JP
- Japan
- Prior art keywords
- input
- unit
- sequence program
- memory
- decoding unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Executing Machine-Instructions (AREA)
- Programmable Controllers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図はプログラマブルコントローラにおける従来の構
成例を示した図、第2図は本考案にかかるプログラマブ
ルコントローラの一実施例の構成ブロック図、第3図は
第2のメモリ部のメモリアドレスの割付を示した図であ
る。
10・・・入力部、50・・・第1のメモリ部、60・
・・論理解読部、70・・・入力制御部。FIG. 1 is a diagram showing a conventional configuration example of a programmable controller, FIG. 2 is a configuration block diagram of an embodiment of the programmable controller according to the present invention, and FIG. 3 is a diagram showing the allocation of memory addresses in the second memory section. FIG. DESCRIPTION OF SYMBOLS 10... Input part, 50... First memory part, 60...
...Logic decoding section, 70... Input control section.
Claims (1)
値状態示とる信号を入力情報として入力し、この入力情
報を参照しながらシーケンスプログラムを実行するプロ
グラマブルコントローラにおいて、 前記シーケンスプログラムとこのシーケンスプログラム
の処理に関連した情報を格納する第1のメモリ部と、シ
ーケンスプログラムの解読および演算を行なう論理解読
部と、前記入力部から9人力情報を格納する第2のメモ
リを有し前記論理解読部と独立に動作する入力制御部と
を具備し、前記論理解読部により前記入力部から前記第
2のメモリ部に読み込みが必要な複数入力モジュールの
アドレスを一旦まとめてセットした後、前記入力制御部
により前記第2のメモリ部にセットされた入力モジュー
ルのアドレスに基づいて入力部から第2のメモリ部へ入
力データを読み込む動作と、前記論理解読部によるシー
ケンスプログラムの前処理の動作とを並列に実行させる
ようにしたことを特徴とするプログラマブルコントロー
ラ。[Scope of claim for utility model registration] From an input section composed of a plurality of input modules, two
A programmable controller that receives a signal indicating a value state as input information and executes a sequence program while referring to this input information, comprising: a first memory section that stores the sequence program and information related to processing of the sequence program; , comprising a logic decoding unit that decodes and operates a sequence program, and an input control unit that operates independently of the logic decoding unit and has a second memory that stores human input information from the input unit, and the input control unit operates independently of the logic decoding unit. After the decoding unit once sets the addresses of multiple input modules that need to be read from the input unit to the second memory unit, the address of the input module is set in the second memory unit by the input control unit. A programmable controller characterized in that an operation of reading input data from an input unit to a second memory unit based on the above and an operation of preprocessing a sequence program by the logic decoding unit are executed in parallel.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11000683U JPS6020610U (en) | 1983-07-15 | 1983-07-15 | programmable controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11000683U JPS6020610U (en) | 1983-07-15 | 1983-07-15 | programmable controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6020610U true JPS6020610U (en) | 1985-02-13 |
Family
ID=30256028
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11000683U Pending JPS6020610U (en) | 1983-07-15 | 1983-07-15 | programmable controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6020610U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56164404A (en) * | 1980-05-23 | 1981-12-17 | Hitachi Ltd | Sequence controller |
-
1983
- 1983-07-15 JP JP11000683U patent/JPS6020610U/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56164404A (en) * | 1980-05-23 | 1981-12-17 | Hitachi Ltd | Sequence controller |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0149049A3 (en) | Data memory with simultaneous write and read | |
JPS6020610U (en) | programmable controller | |
JP2687679B2 (en) | Program development equipment | |
JPS6039163U (en) | External input/output device | |
JPH0435957Y2 (en) | ||
JPS6037753Y2 (en) | Memory card configuration | |
JPS60126852U (en) | memory access circuit | |
JPS5839643U (en) | memory device | |
JPS62260242A (en) | Large capacity memory device for continuous data | |
JPS58155698U (en) | memory circuit | |
JPS595096U (en) | memory access device | |
JPS6020099U (en) | P-ROM writer | |
JPS62241059A (en) | Data buffer circuit | |
JPS59160347U (en) | audio output device | |
JPS6341966A (en) | Direct memory access transfer device | |
JPS6124900U (en) | selection circuit | |
JPS6129392U (en) | display device | |
JPS59174645U (en) | Debugging device | |
JPS5743222A (en) | Input and output processing system | |
JPS60170850U (en) | data buffer | |
JPS6039161U (en) | Storage device with memory protection measures | |
JPS63211424A (en) | Read and write system for ic card | |
JPS59142844U (en) | Barcode processing device | |
JPH022751U (en) | ||
JPS59147236U (en) | Interface control device |