JPS60180251A - Simultaneous polling system - Google Patents
Simultaneous polling systemInfo
- Publication number
- JPS60180251A JPS60180251A JP3713984A JP3713984A JPS60180251A JP S60180251 A JPS60180251 A JP S60180251A JP 3713984 A JP3713984 A JP 3713984A JP 3713984 A JP3713984 A JP 3713984A JP S60180251 A JPS60180251 A JP S60180251A
- Authority
- JP
- Japan
- Prior art keywords
- response
- station
- master station
- slave
- response request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/403—Bus networks with centralised control, e.g. polling
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
【発明の詳細な説明】
＋ａ） 発明の技術分野
本発明は主局と複数の従局が通信回線を介して直列接続
される通信回線システムに於りる一斉ポーリング方式に
関するものである。Detailed Description of the Invention +a) Technical Field of the Invention The present invention relates to a simultaneous polling system in a communication line system in which a master station and a plurality of slave stations are connected in series via a communication line.
（ｂｌ 従来技術と問題点
主局と複数の従局が直列接続されてなる通信回線システ
ムに於いて、主局が従局に応答要求を行う場合に、複数
の従局がらの応答信号が直列回線上で混入しないように
する為に、主局は１従局に応答要求を行い、此の応答信
号の終了を待って、次の従局の応答要求をすると言った
ことを順次繰り返して、ポーリングを行うと言った方法
を採用している。然しながら従来の此の方法は、主局の
応答要求の回数が増加し、処理が面倒であるばかりでな
くポーリング処理に時間を要し、各従局に対するサービ
ス性が悪化すると言った欠点があった。(bl) Prior Art and Problems In a communication line system in which a master station and multiple slave stations are connected in series, when the master station issues a response request to the slave stations, the response signals from the multiple slave stations are transmitted over the serial line. In order to prevent this, the master station requests a response from one slave station, waits for the end of this response signal, and then requests a response from the next slave station.The master station repeats this process in order to perform polling. However, with this conventional method, the number of response requests from the master station increases, the processing is not only troublesome, but also the polling process takes time, resulting in poor serviceability for each slave station. There was a drawback to that.
（Ｃ） 発明の目的
以上、従来の欠点に鑑み本発明は、主局の１回の応答要
求で、全従局の応答信号の得られるポーリング処理の効
率が良い、従ってサーヒス性も良い一斉ポーリング方式
を提供することを目的とするものである。(C) In addition to the purpose of the invention, in view of the drawbacks of the conventional art, the present invention provides a simultaneous polling method that is efficient in polling processing and that allows response signals from all slave stations to be obtained by a single response request from the master station, and therefore has good serviceability. The purpose is to provide the following.
（ｄ） 発明の構成
簡単に述べると本発明は、主局と複数の従局とが直列接
続され、主局の応答要求に対し各従局が応答信号を発信
する通信回線システムに於いて、前記主局と従局とに時
間設定手段を備え、該主局の一斉応答要求に対して、各
従局が主局からの応答要求を受信してから自局時間設定
手段の出力時間後に応答信号を発信するとともに、前記
主局は応答要求発信から自局に設定された時間後に応答
信号が無ければ応答終了としたことを特徴とするもので
ある。(d) Structure of the Invention Briefly stated, the present invention provides a communication line system in which a master station and a plurality of slave stations are connected in series, and each slave station transmits a response signal in response to a response request from the master station. The station and the slave stations are provided with time setting means, and in response to the simultaneous response request of the master station, each slave station transmits a response signal after the output time of its own station time setting means after receiving the response request from the master station. In addition, the main station is characterized in that if there is no response signal after a time set for the main station from the transmission of the response request, the response is terminated.
ｔｅｌ 発明の実施例 以下、本発明の実施例を図に依って詳細に説明する。tel Embodiments of the invention Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
第１図はシステム構成図、第２図は本発明の一斉ポーリ
ング方式による主局の一実施例の要部ブロック図、第３
図は本発明による従局の要部ブロック図である。Fig. 1 is a system configuration diagram, Fig. 2 is a block diagram of main parts of an embodiment of the main station using the simultaneous polling method of the present invention, and Fig. 3 is a system configuration diagram.
The figure is a block diagram of main parts of a slave station according to the present invention.
主装置１は通信回線３を介して従装置２−１乃至２−ｎ
と直列接続されている。以下、主装置１を第２図に依っ
て説明する。主装置１は応答要求信号へを発信すると、
応答要求信号へはタイマ１１に入力される。タイマ１１
は応答要求信号へによって作動して、予めセントされた
時間になると論理値。The main device 1 connects the slave devices 2-1 to 2-n via the communication line 3.
are connected in series. The main device 1 will be explained below with reference to FIG. When the main device 1 sends a response request signal,
The response request signal is input to the timer 11. timer 11
is activated by the response request signal and becomes a logic value at a pre-sent time.
１゛を出力する。此の出力された論理値“１“はフリッ
プフロップ回Ｆｌｊｆ１２を論理値′１′にセットして
アンド回路１４の一方入力となる。アンド回路１４の他
入力として、通信回線３が使用状態の時に、論理値“１
゛、不使用時に、論理値“０゛となるビジィ信号Ｂが、
インバート回路１３を介して入力される。Outputs 1゛. This output logic value "1" sets the flip-flop circuit Fljf12 to the logic value "1" and becomes one input of the AND circuit 14. As another input of the AND circuit 14, when the communication line 3 is in use, the logic value "1" is input.
゛The busy signal B, which has a logic value of “0” when not in use,
It is input via the invert circuit 13.
即ち、タイマ１１が所要時間経過して通信回線が不使用
の場合に、アンド回路１４は論理値“１゛を出力して、
応答終了処理部１５を作動させて、応答終了の処理を行
わしめると共に、応答終了処理部１５は処理終了後に、
フリップフロップ回路１２を論理値“０°にリセツトす
る。従って、タイマ１１のセント時間は、全従装置２−
１乃至２−ｎがら応答される応答信号が得られるに充分
な時間に設定される。一方、従装置は第３図のようにな
っており、第２図と同一動作を行う個所は符合を省略す
ると共に、其の説明も省略する。タイマ２１に入力され
る信号は、第２図の応答要求信号へである。アンド回路
２４の出力論理値は従装置２の応答発信処理部２５を作
動させる点が主装置と異なる。尚、各従装置２−１乃至
２−ｎのタイマ設定時間は例えば、従装置２−１から２
−ｎの方向に順次長く設定し、上記した主装置１のタイ
マ１１の設定時間は、従装置２−ｎより長く設定される
。従って主装置１から応答要求信号へを１回発信すると
、まず従装置２−１が応答信号を主装置１に送り、次に
２−２順次２−ｎ迄の応答信号が順次主装置ｌに送られ
る。主装置１は全従装置の応答信号を受けた後に、或い
はタイマ１１の設定時間後に応答終了処理部１５を作動
して、応答の終了を認識するごととなる。That is, when the timer 11 has elapsed and the communication line is not in use, the AND circuit 14 outputs the logical value "1",
The response end processing unit 15 is activated to perform response end processing, and after the response end processing unit 15 completes the processing,
The flip-flop circuit 12 is reset to the logic value "0°. Therefore, the cent time of the timer 11 is set to
The time is set to be sufficient to obtain a response signal from 1 to 2-n. On the other hand, the slave device is as shown in FIG. 3, and the parts that perform the same operations as those in FIG. 2 are omitted with reference numerals and explanations thereof. The signal input to the timer 21 is the response request signal shown in FIG. The output logic value of the AND circuit 24 is different from that of the main device in that it activates the response transmission processing section 25 of the slave device 2. Incidentally, the timer setting time of each slave device 2-1 to 2-n is, for example,
-n, and the setting time of the timer 11 of the main device 1 is set longer than that of the slave device 2-n. Therefore, when the main device 1 sends a response request signal once, the slave device 2-1 first sends a response signal to the main device 1, and then the response signals from 2-2 and 2-n are sequentially sent to the main device 1. Sent. After the main device 1 receives response signals from all the slave devices, or after a set time of the timer 11, it activates the response end processing section 15 to recognize the end of the response.
（ｆｌ 発明の効果
以上、詳細に説明したように、本発明の一斉ポーリング
方式は、主局の１回の応答要求で全従局の応答信号の得
られ、ポーリング処理の効率が良いものとなり、従って
ザービス性も良くなり、直列接続システムに適用すると
能率を向上する上で利点の多いものとなる。(fl Effects of the Invention As explained in detail above, the simultaneous polling method of the present invention allows response signals from all slave stations to be obtained by a single response request from the master station, resulting in high efficiency of polling processing. Serviceability is also improved, and when applied to a series connection system, there are many advantages in improving efficiency.
第１図はシステム構成図、第２図は本発明の一斉ポーリ
ング方式による主局の一実施例の要部ブロック図、第３
図は本発明による従局の要部ブロック図である。
図に於いて、ｌは主装置、２と２−１乃至２−ｎば従装
置、１１と２１はタイマ、１５は応答終了処理部、２５
は応答発信処理部をそれぞれ示す。Fig. 1 is a system configuration diagram, Fig. 2 is a block diagram of main parts of an embodiment of the main station using the simultaneous polling method of the present invention, and Fig. 3 is a system configuration diagram.
The figure is a block diagram of main parts of a slave station according to the present invention. In the figure, l is the main device, 2 and 2-1 to 2-n are slave devices, 11 and 21 are timers, 15 is a response end processing unit, and 25
indicate the response transmission processing unit, respectively.
Claims (1)
対し各従局が応答信号を発信する通信回線システムに於
いて、前記主局と従局とに時間設定手段を備え、該主局
の一斉応答要求に対して、各従局が主局からの応答要求
を受信してから自局時間設定手段の出力時間後に応答信
号を発信すると共に、前記主局は応答要求発信から自局
に設定された時間後に応答信号が無＆ノれば応答終了と
したことを特徴とする一斉ポーリング方式。In a communication line system in which a master station and a plurality of slave stations are connected in series and each slave station transmits a response signal in response to a response request from the master station, the master station and slave stations are provided with time setting means, and the master station In response to the simultaneous response request, each slave station transmits a response signal after the output time of the own station time setting means after receiving the response request from the master station, and the master station sets the own station from the response request transmission. This simultaneous polling method is characterized in that if there is no response signal after the specified time, the response is terminated.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3713984A JPS60180251A (en) | 1984-02-27 | 1984-02-27 | Simultaneous polling system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3713984A JPS60180251A (en) | 1984-02-27 | 1984-02-27 | Simultaneous polling system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS60180251A true JPS60180251A (en) | 1985-09-14 |
Family
ID=12489281
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3713984A Pending JPS60180251A (en) | 1984-02-27 | 1984-02-27 | Simultaneous polling system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60180251A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62249542A (en) * | 1986-04-23 | 1987-10-30 | Nec Corp | Data transfer system |
| JPH01130647A (en) * | 1987-11-17 | 1989-05-23 | Fujitsu Ltd | Polling control system |
-
1984
- 1984-02-27 JP JP3713984A patent/JPS60180251A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62249542A (en) * | 1986-04-23 | 1987-10-30 | Nec Corp | Data transfer system |
| JPH01130647A (en) * | 1987-11-17 | 1989-05-23 | Fujitsu Ltd | Polling control system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60180251A (en) | Simultaneous polling system | |
| JPS61100046A (en) | Loop transmission method | |
| EP0187503A3 (en) | Shared line communication system | |
| JPS5858631A (en) | Multibus system | |
| JPS6213706B2 (en) | ||
| SU1566350A1 (en) | Priority device | |
| JPS59147555A (en) | Contention type multi-drop connecting system | |
| JPH0644763B2 (en) | Data transfer method | |
| JPS61848A (en) | Bus selection system for decentralized control system | |
| JPH0535939B2 (en) | ||
| JPS54101631A (en) | Bus control system | |
| JP2636003B2 (en) | Data transfer control device | |
| JPH09181750A (en) | Data processing system | |
| JPS6077255A (en) | Control system of plural buses | |
| JPS6281826A (en) | Optical signal transmission system | |
| JPS6117425B2 (en) | ||
| JPS61125256A (en) | Communication controlling system | |
| JPS5948411B2 (en) | Bus sequence control method | |
| JPS5817750A (en) | Data collection system | |
| JPS62107553A (en) | Address equipment number setting and control system | |
| JPH0136740B2 (en) | ||
| JPS6041346A (en) | Terminal equipment | |
| JPS59119439A (en) | Buffer busy avoiding system | |
| JPS60256852A (en) | File recovery system for decentralized processing system | |
| JPS61204757A (en) | Inter-processor communication system |