JPS60167529A - 時分割方向制御デイジタル伝送装置 - Google Patents
時分割方向制御デイジタル伝送装置Info
- Publication number
- JPS60167529A JPS60167529A JP2180084A JP2180084A JPS60167529A JP S60167529 A JPS60167529 A JP S60167529A JP 2180084 A JP2180084 A JP 2180084A JP 2180084 A JP2180084 A JP 2180084A JP S60167529 A JPS60167529 A JP S60167529A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- switch
- offset
- time
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
- H04L25/062—Setting decision thresholds using feedforward techniques only
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
- H04L25/063—Setting decision thresholds using feedback techniques only
- H04L25/064—Subtraction of the threshold from the signal, which is then compared to a supplementary fixed threshold
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Time-Division Multiplex Systems (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2180084A JPS60167529A (ja) | 1984-02-10 | 1984-02-10 | 時分割方向制御デイジタル伝送装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2180084A JPS60167529A (ja) | 1984-02-10 | 1984-02-10 | 時分割方向制御デイジタル伝送装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60167529A true JPS60167529A (ja) | 1985-08-30 |
JPH0550169B2 JPH0550169B2 (enrdf_load_stackoverflow) | 1993-07-28 |
Family
ID=12065126
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2180084A Granted JPS60167529A (ja) | 1984-02-10 | 1984-02-10 | 時分割方向制御デイジタル伝送装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60167529A (enrdf_load_stackoverflow) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5297662A (en) * | 1976-02-10 | 1977-08-16 | Nec Corp | Offset compensation circuit |
-
1984
- 1984-02-10 JP JP2180084A patent/JPS60167529A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5297662A (en) * | 1976-02-10 | 1977-08-16 | Nec Corp | Offset compensation circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH0550169B2 (enrdf_load_stackoverflow) | 1993-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4715064A (en) | Adaptive hybrid circuit | |
US5822426A (en) | Balanced hybrid circuit | |
US4656661A (en) | Switched capacitor coupled line receiver circuit | |
US6236726B1 (en) | Transmit power scaling for far-end crosstalk reduction | |
US4608464A (en) | Interface circuit interconnecting a bidirectional two-wire line with unidirectional four-wire lines | |
US4012603A (en) | Echo suppressor having self-adaptive means | |
JP3606143B2 (ja) | オフセット制御回路及びそれを用いた光受信器並びに光通信システム | |
US6060890A (en) | Apparatus and method for measuring the length of a transmission cable | |
US7031456B2 (en) | Method, device and system for output impedance calibration that invariably maximizes hybrid performance | |
JPS5923668B2 (ja) | 音声制御方式 | |
JPS60167529A (ja) | 時分割方向制御デイジタル伝送装置 | |
JPS5895488A (ja) | ライン回路 | |
US6760574B1 (en) | Two-dimensional signal detector with dynamic timing phase compensation | |
US4536624A (en) | Telephone answering machine interface circuit | |
US6794920B1 (en) | Sampled analog DC offset correction for data bus structures | |
US20040109496A1 (en) | Simultaneous bidirectional differential signalling interface | |
US4549290A (en) | Voice/data digital, duplex link | |
JPH08139526A (ja) | 光受信装置 | |
JPS62501811A (ja) | デ−タ バス パイロツト ト−ン | |
US4472800A (en) | Binary signal receiver for time compression multiplexing | |
JP4592857B2 (ja) | Atc機能付受信装置 | |
JPH0750657A (ja) | 全二重伝送システム | |
JPS6342527A (ja) | デイジタル加入者線伝送装置 | |
JP3514642B2 (ja) | 光受信回路およびそれを用いた光伝送システム | |
US20050047498A1 (en) | Codec compensation techniques for channel analysis applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |