JPS60167465U - Vertical blanking pulse generation circuit - Google Patents

Vertical blanking pulse generation circuit

Info

Publication number
JPS60167465U
JPS60167465U JP5302284U JP5302284U JPS60167465U JP S60167465 U JPS60167465 U JP S60167465U JP 5302284 U JP5302284 U JP 5302284U JP 5302284 U JP5302284 U JP 5302284U JP S60167465 U JPS60167465 U JP S60167465U
Authority
JP
Japan
Prior art keywords
vertical blanking
generation circuit
pulse generation
blanking pulse
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5302284U
Other languages
Japanese (ja)
Other versions
JPH048699Y2 (en
Inventor
荒井 公平
Original Assignee
シャープ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シャープ株式会社 filed Critical シャープ株式会社
Priority to JP5302284U priority Critical patent/JPS60167465U/en
Publication of JPS60167465U publication Critical patent/JPS60167465U/en
Application granted granted Critical
Publication of JPH048699Y2 publication Critical patent/JPH048699Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Color Television Systems (AREA)
  • Details Of Television Scanning (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のPAL/NTSC共用受信機に使用され
ている垂直ブランキング生成回路の回路構成 。 −図、第2図は本考案の1実施例のブロック図、第3図
は同実施例の動作説明のための信号波形図である。 3・・・同期分離回路、4・・・垂直発振回路、5・・
・水平発振回路、6・・・受信方式判別用カウンタ、7
・・・水平カウンタ、8・・・ブランキングパルス増幅
器。
Figure 1 shows the circuit configuration of a vertical blanking generation circuit used in a conventional PAL/NTSC shared receiver. 2 is a block diagram of an embodiment of the present invention, and FIG. 3 is a signal waveform diagram for explaining the operation of the embodiment. 3... Synchronous separation circuit, 4... Vertical oscillation circuit, 5...
・Horizontal oscillation circuit, 6... Counter for determining reception method, 7
...Horizontal counter, 8...Blanking pulse amplifier.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 垂直同期信号を基にしてFAI、方式の受信状態にある
かNTSC方式の受信状態にあるかを判別する受信方式
判別手段と、垂直発振信号によりトリガーされ水平発振
信号をカウントし且つ前記受信方式判別手段の判別出力
に基いて設定値が適宜切換えられる水平カウント手段と
を備え、受信状態に応じて異なるパルス幅の垂直ブラン
キングパルスを得ることを特徴とする垂直ブランキング
パルス生成回路。
a receiving method determining means for determining whether the receiving state is in the FAI method or the NTSC method based on the vertical synchronization signal; and the receiving method is determined by counting the horizontal oscillating signal triggered by the vertical oscillation signal. 1. A vertical blanking pulse generation circuit comprising: horizontal counting means whose set value is appropriately switched based on the discrimination output of the means, and obtaining vertical blanking pulses with different pulse widths depending on reception conditions.
JP5302284U 1984-04-10 1984-04-10 Vertical blanking pulse generation circuit Granted JPS60167465U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5302284U JPS60167465U (en) 1984-04-10 1984-04-10 Vertical blanking pulse generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5302284U JPS60167465U (en) 1984-04-10 1984-04-10 Vertical blanking pulse generation circuit

Publications (2)

Publication Number Publication Date
JPS60167465U true JPS60167465U (en) 1985-11-07
JPH048699Y2 JPH048699Y2 (en) 1992-03-04

Family

ID=30573491

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5302284U Granted JPS60167465U (en) 1984-04-10 1984-04-10 Vertical blanking pulse generation circuit

Country Status (1)

Country Link
JP (1) JPS60167465U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5765067A (en) * 1980-10-09 1982-04-20 Hitachi Ltd Blanking method for television receiver
JPS57197968A (en) * 1981-05-30 1982-12-04 Sony Corp System discriminating method for video signal

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5765067A (en) * 1980-10-09 1982-04-20 Hitachi Ltd Blanking method for television receiver
JPS57197968A (en) * 1981-05-30 1982-12-04 Sony Corp System discriminating method for video signal

Also Published As

Publication number Publication date
JPH048699Y2 (en) 1992-03-04

Similar Documents

Publication Publication Date Title
JPS63147082U (en)
JPS60167465U (en) Vertical blanking pulse generation circuit
JPS63158058U (en)
JPH0445341Y2 (en)
JPS59114661U (en) Frame identification circuit
JPS61206365U (en)
JPS59180567U (en) detection circuit
JPS59121966U (en) Pulse width detection synchronization circuit
JPS6356873U (en)
JPS5828467U (en) synchronous circuit
JPS6052765U (en) Synchronous signal generation circuit in teletext receiver
JPS60139366U (en) Automatic - automatic network control equipment
JPS6413856U (en)
JPS6050565U (en) Field discrimination circuit
JPS60116780U (en) Synchronous signal detection circuit
JPS6359480U (en)
JPS587217U (en) Master clock generation circuit
JPS5923136U (en) LC oscillation type proximity switch
JPS6268384U (en)
JPS59195872U (en) Synchronous signal selection circuit
JPS62173884U (en)
JPS61184374U (en)
JPH0344982U (en)
JPS5891173U (en) Peak level detection circuit
JPS59119671U (en) television receiver