JPS60160459A - 直接メモリ・アクセス制御方式 - Google Patents

直接メモリ・アクセス制御方式

Info

Publication number
JPS60160459A
JPS60160459A JP831584A JP831584A JPS60160459A JP S60160459 A JPS60160459 A JP S60160459A JP 831584 A JP831584 A JP 831584A JP 831584 A JP831584 A JP 831584A JP S60160459 A JPS60160459 A JP S60160459A
Authority
JP
Japan
Prior art keywords
memory
data
adapter
bus
dma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP831584A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0131225B2 (enExample
Inventor
Kentaro Miyoshi
健太郎 三好
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP831584A priority Critical patent/JPS60160459A/ja
Publication of JPS60160459A publication Critical patent/JPS60160459A/ja
Publication of JPH0131225B2 publication Critical patent/JPH0131225B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP831584A 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式 Granted JPS60160459A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP831584A JPS60160459A (ja) 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP831584A JPS60160459A (ja) 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS60160459A true JPS60160459A (ja) 1985-08-22
JPH0131225B2 JPH0131225B2 (enExample) 1989-06-23

Family

ID=11689718

Family Applications (1)

Application Number Title Priority Date Filing Date
JP831584A Granted JPS60160459A (ja) 1984-01-20 1984-01-20 直接メモリ・アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS60160459A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63120242A (ja) * 1986-11-07 1988-05-24 Nec Corp 粘性測定装置
JPH0651932U (ja) * 1992-12-18 1994-07-15 ミツミ電機株式会社 インタフェース回路
US7213084B2 (en) 2003-10-10 2007-05-01 International Business Machines Corporation System and method for allocating memory allocation bandwidth by assigning fixed priority of access to DMA machines and programmable priority to processing unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63120242A (ja) * 1986-11-07 1988-05-24 Nec Corp 粘性測定装置
JPH0651932U (ja) * 1992-12-18 1994-07-15 ミツミ電機株式会社 インタフェース回路
US7213084B2 (en) 2003-10-10 2007-05-01 International Business Machines Corporation System and method for allocating memory allocation bandwidth by assigning fixed priority of access to DMA machines and programmable priority to processing unit

Also Published As

Publication number Publication date
JPH0131225B2 (enExample) 1989-06-23

Similar Documents

Publication Publication Date Title
US6173349B1 (en) Shared bus system with transaction and destination ID
US5430847A (en) Method and system for extending system buses to external devices
US5673396A (en) Adjustable depth/width FIFO buffer for variable width data transfers
US5564114A (en) Method and an arrangement for handshaking on a bus to transfer information between devices in a computer system
JP3400665B2 (ja) Ｐｃｍｃｉａカード上の割り込み共有技術
US6047349A (en) System for communicating through a computer system bus bridge
KR100291409B1 (ko) 컴퓨터 시스템내의 동일 버스상에 두 개의 부 디코드 에이전트를 지원하는 방법 및 장치
JPH04350754A (ja) データチャンネルに対するインターフェースを含むワークステーションまたは類似のデータ処理システム
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
US5748920A (en) Transaction queue in a graphics controller chip
US6209054B1 (en) Reliable interrupt reception over buffered bus
US6026455A (en) Architecture and method for providing guaranteed access for a retrying bus master to a data transfer bridge connecting two buses in a computer system
JPS60160459A (ja) 直接メモリ・アクセス制御方式
JP3698324B2 (ja) 直接メモリアクセス制御器およびデータチャンネルへのインターフェース装置を備えたワークステーション
US5889948A (en) Apparatus and method for inserting an address in a data stream through a FIFO buffer
JPH1040215A (ja) Ｐｃｉバス・システム
US5974239A (en) Data transfer method for a bus device in a computer system by placing first and second addresses corresponding to a bridge and with the bus device respectively on a bus
WO1996003697A1 (en) Method for semaphore communication between incompatible bus locking architectures
JP3420114B2 (ja) データ転送方式
JPH06250970A (ja) メモリ制御装置
CN113821470A (zh) 总线设备、嵌入式系统和片上系统
JPH07334453A (ja) メモリアクセスシステム
JP2724797B2 (ja) ダイレクト・メモリ・アクセス・システム
KR960014177B1 (ko) 병렬데이터처리시스템의 데이터통신장치
JPH07244633A (ja) インタフェース装置