JPS60122444A - 仮想計算機システム - Google Patents

仮想計算機システム

Info

Publication number
JPS60122444A
JPS60122444A JP59173269A JP17326984A JPS60122444A JP S60122444 A JPS60122444 A JP S60122444A JP 59173269 A JP59173269 A JP 59173269A JP 17326984 A JP17326984 A JP 17326984A JP S60122444 A JPS60122444 A JP S60122444A
Authority
JP
Japan
Prior art keywords
address
level
logical
computer system
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59173269A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6126099B2 (enExample
Inventor
Hidenori Umeno
梅野　英典
Toshiaki Ikeda
俊明 池田
Kazuhisa Genma
和寿 源馬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59173269A priority Critical patent/JPS60122444A/ja
Publication of JPS60122444A publication Critical patent/JPS60122444A/ja
Publication of JPS6126099B2 publication Critical patent/JPS6126099B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP59173269A 1984-08-22 1984-08-22 仮想計算機システム Granted JPS60122444A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59173269A JPS60122444A (ja) 1984-08-22 1984-08-22 仮想計算機システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59173269A JPS60122444A (ja) 1984-08-22 1984-08-22 仮想計算機システム

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP11905077A Division JPS5452929A (en) 1977-10-05 1977-10-05 Address converting device for information processor

Publications (2)

Publication Number Publication Date
JPS60122444A true JPS60122444A (ja) 1985-06-29
JPS6126099B2 JPS6126099B2 (enExample) 1986-06-19

Family

ID=15957316

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59173269A Granted JPS60122444A (ja) 1984-08-22 1984-08-22 仮想計算機システム

Country Status (1)

Country Link
JP (1) JPS60122444A (enExample)

Also Published As

Publication number Publication date
JPS6126099B2 (enExample) 1986-06-19

Similar Documents

Publication Publication Date Title
JP2839201B2 (ja) 仮想計算機システム
EP0106572B1 (en) Data processing system with virtual machines
JPH0238975B2 (enExample)
JP2826028B2 (ja) 分散メモリ型プロセッサシステム
JPH05233452A (ja) 情報処理装置
JP2615103B2 (ja) 仮想計算機システム
JPS60122444A (ja) 仮想計算機システム
JP3490212B2 (ja) 情報処理装置の入出力チャネル拡張方法
US4791559A (en) High-speed instruction control for vector processors with remapping
JPS626261B2 (enExample)
JPS6126100B2 (enExample)
JP2933628B2 (ja) 主記憶装置管理方法および計算機システム
JPS6124735B2 (enExample)
JPH07134658A (ja) 仮想計算機システムのアドレス変換バッファ制御方式
JPS5856885B2 (ja) アドレス制御方式
JP2845746B2 (ja) マイクロプログラム制御装置
JP2602230B2 (ja) データ処理装置
JPH07168761A (ja) メモリシステムのアクセス方法
JPH01229334A (ja) 仮想計算機システム
CN1040446A (zh) 用于访问高速缓冲存储器单元的改进的虚拟到实地址翻译装置和方法
JP2001154915A (ja) 情報処理装置
JPS6143744B2 (enExample)
JPS60241135A (ja) アドレス生成方式
JPH0740249B2 (ja) 仮想計算機システムにおける仮想記憶制御方式
JPH0118465B2 (enExample)