JPS60111283U - Interface circuit for electronic clock testing equipment - Google Patents
Interface circuit for electronic clock testing equipmentInfo
- Publication number
- JPS60111283U JPS60111283U JP20256283U JP20256283U JPS60111283U JP S60111283 U JPS60111283 U JP S60111283U JP 20256283 U JP20256283 U JP 20256283U JP 20256283 U JP20256283 U JP 20256283U JP S60111283 U JPS60111283 U JP S60111283U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- interface circuit
- testing equipment
- electronic clock
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は、本考案の一実施例を示す装置のブロック図、
第2図は、同上装置の接続状態を示す説明図である。
1・・・・・・変換回路、2・・・・・・第1バツフア
増幅器、3・・・・・・第2のバッファ増幅器、4・・
・・・・切り換え回路、C1,C2・・・・・・制御信
号入力端子、D□、D2・・開駆動信号入力端子、P・
・・・・・プローブ接続端子、T・・・・・・時計信号
出力端子。FIG. 1 is a block diagram of an apparatus showing an embodiment of the present invention;
FIG. 2 is an explanatory diagram showing the connection state of the above device. DESCRIPTION OF SYMBOLS 1... Conversion circuit, 2... First buffer amplifier, 3... Second buffer amplifier, 4...
...Switching circuit, C1, C2...Control signal input terminal, D□, D2...Open drive signal input terminal, P.
...Probe connection terminal, T...Clock signal output terminal.
Claims (1)
F L、て時計レベルに変換する変換回路、該回路から
の信号をバッファリングする第1のバッファ増幅器、該
増幅器からの信号を制御信号に基づいてプローブ端子に
出力する切り換え回路、及びプローブ端子からの時計レ
ベル信号をバファリングする第2のバッファ増幅器から
なる電子時計試験装置用インタフェース回路。Turn on clock level voltage by TTL level signal -0F
F L, a conversion circuit that converts the signal to a clock level, a first buffer amplifier that buffers the signal from the circuit, a switching circuit that outputs the signal from the amplifier to the probe terminal based on a control signal, and a signal from the probe terminal. An interface circuit for an electronic timepiece test device comprising a second buffer amplifier that buffers a clock level signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20256283U JPS60111283U (en) | 1983-12-28 | 1983-12-28 | Interface circuit for electronic clock testing equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20256283U JPS60111283U (en) | 1983-12-28 | 1983-12-28 | Interface circuit for electronic clock testing equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60111283U true JPS60111283U (en) | 1985-07-27 |
Family
ID=30765003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20256283U Pending JPS60111283U (en) | 1983-12-28 | 1983-12-28 | Interface circuit for electronic clock testing equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60111283U (en) |
-
1983
- 1983-12-28 JP JP20256283U patent/JPS60111283U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60111283U (en) | Interface circuit for electronic clock testing equipment | |
JPS6051625U (en) | Video tape recorder recording monitoring and control equipment | |
JPS603481U (en) | Digital circuit inspection equipment | |
JPS58172162U (en) | pleather plug | |
JPS60191976U (en) | IC test signal formation circuit | |
JPS6095510U (en) | Measuring device with measuring range switching | |
JPS5857769U (en) | Test signal input/output converter for board testing machine | |
JPS59119734U (en) | Static relay output circuit | |
JPS618344U (en) | analog data input device | |
JPS59166294U (en) | electronic musical instruments | |
JPS59144420U (en) | temperature compensation circuit | |
JPS6114387U (en) | test equipment | |
JPS6046078U (en) | Integrated circuit testing equipment | |
JPS5920416U (en) | Recording status detection device for recorder | |
JPS59100398U (en) | Power circuit measuring device | |
JPS59177240U (en) | Output circuit | |
JPS60641U (en) | DMA monitor control circuit | |
JPS5970249U (en) | signal test equipment | |
JPS59166177U (en) | Pulse interval measuring device | |
JPS60644U (en) | data input circuit | |
JPS6352103U (en) | ||
JPS6121994U (en) | Signal delay time measurement circuit | |
JPS60158378U (en) | video signal processing equipment | |
JPS60166045U (en) | A/D conversion data acquisition device | |
JPS6118659U (en) | information transmission device |