JPS599742A - Classifying method - Google Patents

Classifying method

Info

Publication number
JPS599742A
JPS599742A JP12008182A JP12008182A JPS599742A JP S599742 A JPS599742 A JP S599742A JP 12008182 A JP12008182 A JP 12008182A JP 12008182 A JP12008182 A JP 12008182A JP S599742 A JPS599742 A JP S599742A
Authority
JP
Japan
Prior art keywords
information
station
sorting
memory
necessary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12008182A
Other languages
Japanese (ja)
Inventor
Katsuhiko Nishida
勝彦 西田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nissin Electric Co Ltd
Original Assignee
Nissin Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nissin Electric Co Ltd filed Critical Nissin Electric Co Ltd
Priority to JP12008182A priority Critical patent/JPS599742A/en
Publication of JPS599742A publication Critical patent/JPS599742A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To shorten the time required for classification, by inputting the classifying information added to real information to an address of a memory, and executing the classification by its output, in a method for classifying whether the real information on a system bus is necessary to the own station or not. CONSTITUTION:In each of plural stations coupled by a system bus, all information frames on the bus are inputted, and this classifying information is inputted to an address of the first and the second classifying memories 1, 2, respectively. When this real information is necessary information to its own station, the first and the second processing informations of each real information are outputted from the memories 1, 2, a necessary deciding signal is outputted by a discriminating circuit 3, and the first and the second processing informations are added to the real information and are transferred to a terminal of its own station. On the other hand, in case of unnecessary information, specified information is outputted from the memory, an unnecessity deciding signal is outputted from the discriminating circuit 3, and receiving information is eliminated. Accordingly, whether the real information is necessary or not can be classified quickly.

Description

【発明の詳細な説明】 この発明は、システムバス上を流れる情報の実情報が自
局に必要か否かを選別する選別方法に関し、実情報に付
加された選別情報をメモリのアドレスに入力し、該メモ
リの出力によりすばやく選別することを目的とする。
[Detailed Description of the Invention] The present invention relates to a screening method for selecting whether real information flowing on a system bus is necessary for the own station, and the screening information added to the real information is input to an address in a memory. , the purpose is to quickly select based on the output of the memory.

一般に、複数の局をシステムバスで結合し、任意の各局
間で情報の受は渡しを行なう情報伝送システムにおいて
は、情報を伝送しようとする各局はそれぞれ、伝送した
い実情報に該実情報の種別。
Generally, in an information transmission system in which multiple stations are connected via a system bus and information is received and passed between arbitrary stations, each station that wants to transmit information has to specify the type of actual information that it wants to transmit. .

たとえば受は取り側の機器や情報の種類を表わす選別情
報を付加して第1図に示すような情報フレームを構成し
、該情報フレームをシステムバスに送出し、一方、他の
各局ではそれぞれ、システムバス上を流れる情報フレー
ムをすべて取り込み、実情報に付加された選別情報によ
り当該実情報が自局に必要か否かを選別している。
For example, the receiving station adds selection information indicating the receiving device and the type of information to form an information frame as shown in Figure 1, and sends the information frame to the system bus, while each other station sends the information frame to the system bus. It captures all information frames flowing on the system bus, and uses screening information added to the actual information to determine whether or not the actual information is necessary for its own station.

ところで、従来のこの種選別方法によると、各局がそれ
ぞれ、自局で必要とする実情報の選別情報が書き込まれ
た選別用メモリと前記選別情報に対応する処理情報が書
き込まれた処理用メモリとを持っており、選別用メモリ
のメモリアドレスをスキャニングして書き込まれた選別
情報と受信した選別情報との一致を順に検出し、当該一
致の検出により現在受信している情報を必要情報として
いる。さらに、前記一致を検出した際、前記選別情報に
より処理用メモリから当該実情報の処理情報を選択して
いる。
By the way, according to the conventional sorting method of this kind, each station has a sorting memory in which sorting information of actual information required by the station is written and a processing memory in which processing information corresponding to the sorting information is written. It scans the memory addresses of the sorting memory to sequentially detect matches between the written sorting information and the received sorting information, and by detecting the coincidence, the currently received information is set as necessary information. Further, when the match is detected, processing information of the actual information is selected from the processing memory based on the selection information.

しかし、前記従来の選別方法によると、受信情報が多い
もので数百種から数工程もあるため、スキャニングによ
る選別情報の一致検出および処理情報の選択に相当の時
間を必要とし、速やかな選別が行なえない欠点がある。
However, according to the conventional sorting method described above, since there is a large amount of received information and there are hundreds of types of information and several steps, it takes a considerable amount of time to detect matches in the sorted information by scanning and select processing information, making it difficult to sort quickly. There are drawbacks to not being able to do it.

この発明は、前記の点に留意してなされたものであり、
システムバスで結合された複数の局がそれぞれ、前記シ
ステムバス上を流れるすべての情報を取り込み、前記各
情報の実情報が自局に必要か否かを、当該実情報に付加
されその種別を表わす選別情報により選別する選別方法
において、各局にそれぞれ選別用のメモリを設け、該メ
モリの自局で必要とする実情報の選別情報に等しいアド
レスにそれぞれ一致情報を書き込むとともに前記以外の
アドレスにそれぞれ特定情報を書き込み、前記取り込ん
だ情報の選別情報を前記メモリのアドレスに入力し、前
記メモリの出力が前記特定情報以外のときのみ、当該実
情報を必要情報とすることを特徴とする選別方法である
This invention was made with the above points in mind,
A plurality of stations connected by a system bus each take in all the information flowing on the system bus, and whether or not the actual information of each information is necessary for the own station is added to the actual information to indicate its type. In the sorting method of sorting based on sorting information, each station is provided with a memory for sorting, and matching information is written in each address of the memory that is equal to the sorting information of the actual information required by the own station, and each station is specified at an address other than the above. The sorting method is characterized in that information is written, sorting information of the imported information is input to the address of the memory, and only when the output of the memory is other than the specific information, the actual information is set as necessary information. .

したがって、取り込んだ情報の選別情報をメモリのアド
レスに入力し、該メモリの出力をみることにより、取り
込んだ実情報の選別をすばやく行なうことができるもの
であり、ここで、メモリの自局に必要な実情報の選別情
報に等しいアドレスにそれぞれ、当該実情報に対する処
理情報を書き込むことにより、取り込んだ実情報の選別
をすばやく行なえるのみならず、当該実情報が自局に必
要な情報であった場合に、実情報の処理情報を同時に得
ることができるものであり、この処理情報を実情報に付
加して自局の端末に転送することにより、端末の処理の
軽減化が図れるものである。
Therefore, by inputting the sorting information of the captured information into the memory address and looking at the output of the memory, it is possible to quickly sort the captured actual information. By writing the processing information for the actual information to the same address as the actual information selection information, it is possible to not only quickly select the imported actual information, but also to confirm that the actual information is necessary for the own station. In this case, the processing information of the real information can be obtained at the same time, and by adding this processing information to the real information and transmitting it to the terminal of the own station, the processing of the terminal can be reduced.

つぎにこの発明を、その1実施例を示した第2図ととも
に詳細に説明する。
Next, this invention will be explained in detail with reference to FIG. 2 showing one embodiment thereof.

第2図において、(D t (2)はROM(リードオ
ンリーメモリ)からなる第1.第2選別用メモリであり
、自局に取り込んだ情報のうち実情報に付加された選別
情報が両選別用メモリ(1) 9 (2)のアドレスに
それぞれ入力される。この第1選別用メモリ(1)には
、自局で必要とする実情報の選別情報に等しいアドレス
にそれぞれ当該実情報に対する第1処理情報が書き込ま
れるとともに前記以外のアドレスにそれぞれ特定情報(
たとえばFFH)が書き込まれ、さらに、第2選別用メ
モリ(2)には、自局で必要とする実情報の選別情報に
等しいアドレスにそれぞれ当該実情報に対する第2処理
情報が書き込まれるとともに前記以外のアドレスにそれ
ぞれ特定情報(たとえばFFH)が書き込まれている。
In Fig. 2, (D t (2) is the memory for first and second sorting consisting of ROM (read only memory), and the sorting information added to the actual information among the information taken into the own station is used for both sorting. The first sorting memory (1) contains the first sorting memory (1) for the real information needed at the address corresponding to the sorting information of the real information needed by the own station. 1 processing information is written, and specific information (
For example, FFH) is written, and further, in the second sorting memory (2), second processing information for the real information is written at the address equal to the sorting information of the real information required by the own station, and the second processing information other than the above is written. Specific information (for example, FFH) is written in each address.

(3)は第1選別用メモリ(1)および第2選別用メモ
リ(2)のそれぞれの出力が入力され該両川力により現
在取り込んだ実情報が自局に必要か否かを判定する判定
回路であり、両選別用メモリ(1) 、 (2)の出力
がともに特定情報であった場合に不必要判定信号を出力
するとともに、前記以外の場合に必要判定信号を出力す
る。
(3) is a judgment circuit that receives the outputs of the first sorting memory (1) and the second sorting memory (2) and judges whether or not the actual information currently taken in by Ryokawa is necessary for the own station. When the outputs of both sorting memories (1) and (2) are both specific information, an unnecessary determination signal is output, and in other cases, a necessity determination signal is output.

つぎに、前記実施例の動作について説明する。Next, the operation of the above embodiment will be explained.

まず、システムバスで結合された複数の局それぞれにお
いては、システムバス上を流れる情報フレームをすべて
取り込み、この情報フレームを受信するたびに該情報フ
レームの選別情報を第1゜第2選別用メモリ(1) e
 (2)のアドレスにそれぞれ入力する。そして、受信
情報フレームの実情報が自局に必要な情報であると、第
1選別用メモリ(1)および第2選別用メモリ(2)よ
りそれぞれ当該実情報の第1処理情報および第2処理情
報が出力されるため、判定回路(3)より必要判定信号
が出力され、現在取り込んでいる情報は自局にとって必
要情報であると判断し、当該実情報に前記第1.第2処
理情報を付加してこれを自局の端末に転送する。
First, each of a plurality of stations connected by a system bus takes in all the information frames flowing on the system bus, and each time this information frame is received, the sorting information of the information frame is stored in the first and second sorting memories ( 1) e
Enter each address in (2). When the actual information of the received information frame is information necessary for the own station, the first processing information and the second processing information of the actual information are stored in the first screening memory (1) and the second screening memory (2), respectively. Since the information is output, a necessity determination signal is output from the determination circuit (3), and it is determined that the currently captured information is necessary information for the own station, and the first . It adds second processing information and transfers it to its own terminal.

また、受信情報フレームの実情報が自局にとって不必要
な情報であると、両選別用メモリ(1)、(2)よりそ
れぞれ特定情報が出力されるため、判定回路(3)より
不必要判定信号が出力され、現在取り込んでいる情報は
自局にとって不必要情報であると判断し、当該受信情報
を捨て去る。
In addition, if the actual information in the received information frame is unnecessary information for the own station, specific information is output from both screening memories (1) and (2), so the judgment circuit (3) determines that it is unnecessary. A signal is output, and the station determines that the information currently being captured is unnecessary information for its own station, and discards the received information.

したがって、前記実施例によると、自局に取り込んだ情
報の選別情報を第1.第2選別用メモリ(1) ? (
2)のそれぞれのアドレスに入力するのみで該情報の実
情報が自局に必要か否かをすばやく選別することができ
、従来のようなスキャニングのための相当の時間も不要
であり、しかも、受信実情報が自局にとって必要である
場合に、両選別用メモリ(1) 、 (2)よりそれぞ
れ当該実情報に対する第1゜第2処理情報が得られるた
め、これを実情報に付加して端末に転送することにより
、端末の処理が容易となり、その軽減化が図れるもので
ある。
Therefore, according to the embodiment, the selection information of the information imported into the local station is stored in the first . Second sorting memory (1)? (
By simply inputting each address in 2), it is possible to quickly determine whether or not the actual information is necessary for the own station, and there is no need for a considerable amount of time for scanning as in the conventional case. When the received actual information is necessary for the own station, the first and second processing information for the actual information can be obtained from both sorting memories (1) and (2), respectively, so this is added to the actual information. By transferring the information to the terminal, processing at the terminal becomes easier and the processing can be reduced.

なお、前記実施例では、自局に必要な1つの実情報に対
し2つの処理情報を付加するようにしたが、1つの処理
情報のみを付加する場合には、1つの選別用メモリがあ
ればよい。
In the above embodiment, two pieces of processing information are added to one piece of real information necessary for the local station, but when adding only one piece of processing information, only one sorting memory is required. good.

また、システムパス上を流れる情報フレームの実情報に
第1.第2の2つの選別情報が付加される場合には、両
選別情報をそれぞれ第1.第2選別用メモリ(1)、(
2)のアドレスに人力するようにすればよい。
In addition, the first . When two pieces of second sorting information are added, both pieces of sorting information are added to the first and second sorting information, respectively. Second sorting memory (1), (
You can manually enter the address in 2).

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は一般の情報伝送システムにおける情報フレーム
の構成図、第2図はこの発明の選別方法の1実施例の概
略ブロック図である。 (1) ? (2)・・第1.第2選別用メモリ。 代理人 弁理士  藤田龍太部
FIG. 1 is a configuration diagram of an information frame in a general information transmission system, and FIG. 2 is a schematic block diagram of one embodiment of the selection method of the present invention. (1)? (2)... 1st. Memory for second sorting. Agent: Patent Attorney Ryutabe Fujita

Claims (1)

【特許請求の範囲】 ■ システムバスで結合された複数の局がそれぞれ、前
記システムバス上を流れるすべての情報を取り込み、前
記各情報の実情報が自局に必要か否かを、当該実情報に
付加されその種別を表わす選別情報により選別する選別
方法において、各局にそれぞれ選別用のメモリを設け、
該メモリの自局\で必要とする実情報の選別情報に等し
いアドレスにそれぞれ一致情報を書き込むとともに前記
以外のアドレろにそれぞれ特定情報を書き込み、前記取
り込んだ情報の選別情報を前記メモリのアドレスに入力
し、前記メモリの出力が前記特定情報以外のときのみ、
当該実情報を必要情報とすることを特徴とする選別方法
。 ■ メモリの自局に必要な実情報の選別情報に等しいア
ドレスにそれぞれ、当該実情報に対する処理情報を書き
込むことを特徴とする特許請求の範囲第1項に記載の選
別方法。
[Claims] ■ A plurality of stations connected by a system bus each take in all the information flowing on the system bus, and determine whether or not the actual information of each piece of information is necessary for the own station. In the sorting method of sorting based on sorting information added to the station and indicating its type, each station is provided with a memory for sorting,
Write matching information to each address in the memory that is equal to the selection information of the actual information required by the local station, write specific information to each address other than the above, and write the selection information of the imported information to the address of the memory. input, and only when the output of the memory is other than the specific information,
A selection method characterized by using the actual information as necessary information. (2) The selection method according to claim 1, characterized in that processing information for the actual information required for the local station is written in each address equal to the selection information for the actual information necessary for the local station.
JP12008182A 1982-07-08 1982-07-08 Classifying method Pending JPS599742A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12008182A JPS599742A (en) 1982-07-08 1982-07-08 Classifying method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12008182A JPS599742A (en) 1982-07-08 1982-07-08 Classifying method

Publications (1)

Publication Number Publication Date
JPS599742A true JPS599742A (en) 1984-01-19

Family

ID=14777429

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12008182A Pending JPS599742A (en) 1982-07-08 1982-07-08 Classifying method

Country Status (1)

Country Link
JP (1) JPS599742A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6165258U (en) * 1984-10-04 1986-05-02
US5682866A (en) * 1995-09-01 1997-11-04 Honda Giken Kogyo Kabushiki Kaisha Air-fuel ratio control system for internal combustion engines

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6165258U (en) * 1984-10-04 1986-05-02
JPH0332761Y2 (en) * 1984-10-04 1991-07-11
US5682866A (en) * 1995-09-01 1997-11-04 Honda Giken Kogyo Kabushiki Kaisha Air-fuel ratio control system for internal combustion engines

Similar Documents

Publication Publication Date Title
CA1183598A (en) Sorting and inspection apparatus and method
US4870571A (en) Intercomputer communications based on message broadcasting with receiver selection
CA2130690C (en) Card issue system
GB1288195A (en)
US6457001B1 (en) Method and apparatus for data retrieval
EP0225159A2 (en) System for detecting edge of image
JPS599742A (en) Classifying method
US6104728A (en) Device for selecting address words by demultiplex decoding
CN110807453A (en) OCR-based product character online detection method, device and system
CN1322423C (en) Detection method for failure of chip
JPS599739A (en) Classifying circuit
JPS599743A (en) Classifying circuit
US6460091B1 (en) Address decoding circuit and method for identifying individual addresses and selecting a desired one of a plurality of peripheral macros
JP2616545B2 (en) Data receiving system
JPS5910054A (en) M-n transmitting method of loop type information transmitting device
JPS6243752A (en) Signal controller
KR0132939B1 (en) Method and apparatus for checking oam cell of virtual
EP0822677A2 (en) Data storing method and data searching method for radiodata stored according to this method
KR0174001B1 (en) Path selector of high level data link control procedure frame
SU517172A1 (en) Device for receiving discrete information
CN115905076A (en) Data processing method and interactive system
JPS62228150A (en) Apparatus for discriminating flaw
CN114710660A (en) Camera test system of intelligence passenger cabin and autopilot territory
KR960001269B1 (en) Buffer control method
JPH0696232A (en) Data collecting and processing system