JPS5910054A - M-n transmitting method of loop type information transmitting device - Google Patents

M-n transmitting method of loop type information transmitting device

Info

Publication number
JPS5910054A
JPS5910054A JP57120086A JP12008682A JPS5910054A JP S5910054 A JPS5910054 A JP S5910054A JP 57120086 A JP57120086 A JP 57120086A JP 12008682 A JP12008682 A JP 12008682A JP S5910054 A JPS5910054 A JP S5910054A
Authority
JP
Japan
Prior art keywords
information
transmission
devices
selection
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57120086A
Other languages
Japanese (ja)
Inventor
Junji Hirobe
広部 順治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nissin Electric Co Ltd
Original Assignee
Nissin Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nissin Electric Co Ltd filed Critical Nissin Electric Co Ltd
Priority to JP57120086A priority Critical patent/JPS5910054A/en
Publication of JPS5910054A publication Critical patent/JPS5910054A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42Loop networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE:To realize the m-n transmission of high efficiency as well as a system of high flexibility, by supplying the same real information to each of (n) units of controllers and therefore accelerating the transmitting speed as well as the processing speed of the controller. CONSTITUTION:The selection information equal to the received selection information is stored in a selection memory 2 of a selection circuit of the 2nd- (n+1)th transmitting devices A2-An+1 respectively. Therefore the coincidence signal is delivered from a comparator 4 of a selection circuit of each of the transmitting devices A2-An+1. Thus the scanning operation is discontinued for a scanning circuit 3 and at the same time supplied to a CPU as a desired information signal. Then the real information under being fetched is decided to be needed to own station and transferred to controllers B2-Bn+1. In addition, the selection information equal to the received selection information is not written to the memory 2 with other transmitting devices An+2-An. Therefore no coincidence is detected by a comparator to the selection information of all memory areas of the memory 2.

Description

【発明の詳細な説明】 この発明は、ループ式情報伝送装置のm −n伝送方法
に関し、伝送スピードおよび制御装置の処理スピードを
増し、高効率のm−n伝送を実現するとともに、制御装
置の追加や削減あるいは機能の改造等に容易に対処し、
フレキシビリティの高いシステムを得ることを目的とす
る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an m-n transmission method for a loop type information transmission device, which increases the transmission speed and the processing speed of a control device, realizes highly efficient m-n transmission, and improves the control device's processing speed. Easily handle additions, reductions, or modification of functions.
The purpose is to obtain a highly flexible system.

一般に、ループ式情報伝送システムは、第1図に示すよ
うに、第1局から第N局までのN個の伝送装置(A1)
〜(AN)にそれぞれ制御装置(’B+)〜(BN)が
接続されるとともに、各伝送装置(A1)〜(AN)が
伝送路(C)を介してループ状に接続され、任意の制御
装置(B+ )〜(BN)間で実情報の受は渡しを行な
うようになっている。
Generally, a loop information transmission system has N transmission devices (A1) from the first station to the Nth station, as shown in FIG.
Control devices ('B+) to (BN) are connected to ~(AN), respectively, and each transmission device (A1) to (AN) is connected in a loop via a transmission line (C), allowing arbitrary control. Actual information is received and passed between the devices (B+) to (BN).

ところで、従来のこの種情報伝送システムでは、制御装
置(B1)〜(BN)から伝送路(C)に出力される情
報フレームは第2図に示すように構成され、送信先を示
す送信先アドレスおよび伝送路(C)に情報を送出する
送信元の送信元アドレスが実情報に付加され、送信先ア
ドレスおよび送信元アドレスをキーとして実情報が受は
渡しされている。ここで、フレーム同期ワードは情報フ
レームの先頭を表わすものであり、また、CRCは巡回
符号チェツケ、フレームエンドワードは当該’(74報
フレームの終了を示すものである。なお、送信元以外の
全制御装置(’Bl)〜(BN)に同一の実情報を送信
する場合には、前記送信先アドレスの代わりに同報アド
レスが付加される。
By the way, in this type of conventional information transmission system, the information frame output from the control devices (B1) to (BN) to the transmission path (C) is configured as shown in FIG. 2, and the information frame is configured as shown in FIG. The source address of the source sending the information to the transmission path (C) is added to the real information, and the real information is received and passed using the destination address and the source address as keys. Here, the frame synchronization word indicates the beginning of the information frame, the CRC indicates the cyclic code check, and the frame end word indicates the end of the corresponding '(74 information frame). When transmitting the same real information to the control devices ('Bl) to (BN), a broadcast address is added instead of the destination address.

そして、この種情報伝送システムにおいて、任意の汀1
個の制御装置よりそれぞれ他の任意のn個の制御装置に
同一実情報を送信する場合、たとえば、制御装置(B+
)から他のn個の制御装置(Iう2)〜(13n+1)
に同一実情報を送信する場合、情報フレームの送信元ア
ドレスを自局のアドレス1にするとともに、送信先アド
レスを第2局の制御装置(B2)のアドレス2から第n
+1局の制御装置(Bn+2)のアドレスn+2まで順
に変更して、伝送路(C)へ同一実情報の情報フレーム
をn回送出している。なお、各制御装置(B1)〜(B
N)では、伝送路(C)上の全情報を−たん取り込み、
その送信先アドレスが自局アドレスである場合に当該の
実情報を取り込んで処理するとともに、自局アドレスで
ない場合は再び伝送路(C)に戻すようにして≦きり、
このため、伝送路、(C)上の情報は送信先で消滅する
ことになる。
In this kind of information transmission system, any one
When transmitting the same real information from each control device to n control devices, for example, control device (B+
) to other n control devices (Iu2) to (13n+1)
When transmitting the same real information, the source address of the information frame is set to address 1 of the own station, and the destination address is set to address 2 to nth of the control device (B2) of the second station.
The address of the control device (Bn+2) of the +1 station is changed in order up to n+2, and an information frame of the same real information is sent to the transmission path (C) n times. In addition, each control device (B1) to (B
N) takes in all the information on the transmission path (C),
If the destination address is the local station address, the actual information is fetched and processed, and if it is not the local station address, it is returned to the transmission path (C) again.
Therefore, the information on the transmission path (C) disappears at the destination.

しかし、前記従来のm−11伝送方法によると、同一実
情報をその送信先アドレスを順に変更しながらn回送出
しなければならないため、実効情報伝送スピードが大幅
に低下するとともに、情報を送出する各制御装置(B1
)〜(BN)においてn回伝送処理しなければならず、
制御装置(B1)へ(BN)の処理スピードも低下し、
制御装置(B+)〜(BN)の機能低下および情報伝送
システムの効率悪化を招く結果となる。さらに、各制御
装置(B+)〜(BN)はそれぞれ自局のアドレスを持
つのみならず、他の各制御装置(13l)〜(BN)に
伝送する全実情報に対してそれぞれ送信先アドレスを持
ち、これを管理しなけ羊ばならず、このため、各制御装
置(B+)〜(BN)間はそれぞれ密結合状態となる。
However, according to the conventional m-11 transmission method, the same real information must be sent n times while changing its destination address in order, which significantly reduces the effective information transmission speed and requires each time the information is sent. Control device (B1
) to (BN) must be transmitted n times,
The processing speed of (BN) to the control device (B1) also decreases,
This results in a decline in the functionality of the control devices (B+) to (BN) and a deterioration in the efficiency of the information transmission system. Furthermore, each control device (B+) to (BN) not only has its own address, but also has a destination address for all real information transmitted to each of the other control devices (13l) to (BN). Therefore, each control device (B+) to (BN) is tightly coupled.

したがって、新たに制御装置を追加する場合や任意の制
御装置(B1)〜(13N )を切り離す場合あるいは
機能を改造する場合等には、これに関係するすべての制
御装置CB I )〜(BN)の送信先アドレスを変更
しなければならなくなり、システムとしてフレキシビリ
ティに欠ける欠点がある。
Therefore, when adding a new control device, disconnecting any control device (B1) to (13N), or modifying the function, all related control devices CBI) to (BN) The system has the disadvantage of lacking flexibility, as the destination address must be changed.

この発明は、前記の点に留意してなされたものであり、
複数個の伝送装置にそれぞれ制御装置を接続するととも
に、前記各伝送装置を伝送路を介してループ状に接続し
、任意の!η個の制御装置よりそれぞれ、他の任意のn
個の制御装置に同一実情報を伝送するループ式情報伝送
装置の171−n伝送方法において、全実情報を個々に
一義的に区別する選別情報を形成するとともに、前記各
制御装置より出力される実情報に該実情報の選別情報を
付加し、前記各伝送装置にそれぞれ、前記伝送路に流れ
る各情報を一旦取り込みその選別情報を個々にチェック
して自局の制御装置の必要実情報のみを取り込む選別機
能を備え、n個の制御装置にそれぞれ同一実情報を取り
込むことを特徴とするループ式情報伝送装置のm−n伝
送方法である。
This invention was made with the above points in mind,
A control device is connected to each of the plurality of transmission devices, and each of the transmission devices is connected in a loop via a transmission path, and arbitrary! From η control devices, each other n
In the 171-n transmission method of a loop type information transmission device that transmits the same real information to each control device, screening information that uniquely distinguishes all the real information individually is formed, and the information is output from each of the control devices. Selection information of the real information is added to the real information, and each of the transmission devices once receives each piece of information flowing through the transmission path, checks the screening information individually, and selects only the necessary real information for the control device of its own station. This is an m-n transmission method for a loop type information transmission device, which is equipped with a selection function for loading and is characterized in that the same real information is loaded into each of n control devices.

したがって、伝送路上を流れる実情報は送信先アドレス
および送信元アドレスで管理されるのではなく、当該実
情報を一義的に区別する選別情報で管理されるため、各
制御装置においては実情報に選別情、報を付加して伝送
路へ出力するのみでよく、受は取り側のことは一切考慮
せずにすみ、このため、制御装置の追加や削減あるいは
機能の改造等に際しても、伺ら変更の必要はなく十分に
対応でき、フレキシビリティの高いシステムを得ること
ができるものであり、さらに、m個の各制御装置よりそ
れぞれ送出された実情報は、他の各伝送装置に一旦取り
込まれ、その選別機能によりそれぞれ選別され、必要実
情報のみが取り込まれて当該の制御装置に転送されるた
め、送信側の1回の実情報の送出により、n個の制御装
置に同時に同一実情報が取゛り込まれるものであり、従
来に比し、実効情報伝送スピードが大幅に上昇するのみ
ならず、制御装置の処理スピードも増し、しかも、各制
御装置においては、その伝送装置より送られてくる実情
報のみを処理すればよいため、機能の向上が図れ、高効
率、高能率のシステムを得るこ七ができるものである。
Therefore, the real information flowing on the transmission path is not managed by the destination address and the source address, but by the sorting information that uniquely distinguishes the real information, so each control device sorts it into real information. All you need to do is add the information and output it to the transmission line, and there is no need to consider the receiving side at all.Therefore, even when adding or reducing control equipment or modifying functions, there is no need to change the information. It is possible to obtain a highly flexible system that can sufficiently handle the data without the need for The screening function selects each piece of information, and only the necessary actual information is captured and transferred to the relevant control device, so when the sending side sends the actual information once, the same actual information is simultaneously received by n control devices. This not only significantly increases the effective information transmission speed compared to the past, but also increases the processing speed of the control device. Since only the actual information needs to be processed, the functionality can be improved and a highly efficient and efficient system can be obtained.

つぎにこの発明を、その1実施例を示した第、3同辺■
の図面および前記第1図とともに詳細に説明する。
Next, this invention will be described in Section 3, which shows one embodiment of the invention.
This will be explained in detail with reference to the drawings and FIG. 1.

第;3図は、各制御装置(B + )〜(13N)より
伝送路(C)」二に出力される情報フレームの構成を示
し、各制御装置f’、 B l)〜(BN)間で受は渡
しされる実情報に該実情報を区別、指定する選別情報が
付加されている。この選別情報は、情報伝送システムの
設計時、該システムで扱う全実情報をリストアツブし、
システムの諸条件、たとえば送信先等を考慮せずに、全
実情報に個々に通しNO,などを割り付けることにより
形成されるものであり、もちろんこの選別情報は、全実
情報を一義的に区別できればよいのであって通しNOl
でなくてもよく、重複して割り付けなければよい。
Figure 3 shows the structure of the information frame output from each control device (B + ) to (13N) to the transmission path (C), and between each control device f', B1) to (BN). When receiving and receiving, sorting information that distinguishes and specifies the actual information is added to the actual information that is passed. This selection information is obtained by restoring all the actual information handled by the system when designing the information transmission system.
It is formed by individually assigning numbers such as passing through and NO to all actual information without considering the system conditions, such as the destination, etc. Of course, this sorting information uniquely distinguishes all actual information. It's fine if you can, so I'll pass it on.
It doesn't have to be, and it doesn't have to be redundantly allocated.

また、第4図に示すものは、各伝送装置(AI)〜(A
N)にそれぞれ備えられた選別回路であり、伝送路(C
)に流れる全情報を一旦取り込みその選別情報を個々に
チェックして自局の制御装置(旧)〜(BN)に必要な
実情報のみを取り込む機能を有している。すなわち、同
図において、(1)は伝送装置(AI)〜(AN)ニお
いて取り込まれた情報フレームのうち選別情報を抜き出
してラッチするラッチ回路であり、当該伝送装置(AI
)〜(AN )にマイクロコンピュータを使用した場合
には、そのcPUのライl−(WJ< I TE )信
号の立ち上がりがラッチ回路(1)の選別情報ラッチ信
号となる。(2)はシステムで扱う全実情報のうち自局
に接続される制御装置(B1)〜(B N )が必要と
する実情報のそれぞれの選別情報が格納された選別メモ
リであり、pRoM等の不m発性メモリに予め選別情報
が書き込まれている。
Moreover, what is shown in FIG. 4 is each transmission device (AI) to (A
It is a selection circuit provided in each of the transmission lines (C
) has the function of once importing all the information flowing through the station, checking the selected information individually, and importing only the actual information necessary for the control devices (old) to (BN) of the own station. That is, in the same figure, (1) is a latch circuit that extracts and latches selection information from the information frames taken in by the transmission devices (AI) to (AN).
) to (AN), when a microcomputer is used for the CPU, the rising edge of the CPU's write signal (WJ<ITE) becomes the selection information latch signal of the latch circuit (1). (2) is a sorting memory that stores sorting information for each piece of real information required by the control devices (B1) to (B N ) connected to the own station among all the real information handled by the system, and includes pRoM, etc. Sorting information is written in advance in the non-volatile memory.

(3)は選別メモリ(2)のアドレスを発生するスキャ
ン回路であり、前記ライト信号の立ち下がりがスキャン
スタート信号となり、該信号によりスキャン回路(3)
がスキャンを開始して選別メモリ(2)のアドレスを順
に出力し、選別メモリ(2)はスキャンアドレスにより
そのメモリエリヤの全情報を順に出力する。(4)はラ
ッチ回路(1)の受信選別情報と選別メモリ(2)より
順次出力される記憶選別情報とを比較し一致を検出する
比較回路であり、一致の検出によI)一致信号が出力さ
れ、この一致信号がスキャン回路(3)へのスキャン停
止信号になるとともに、当該伝送装置(AI)〜(AN
)に取り込まれた実情報が自局の制御装置(B1)〜(
B N )に必要な実情報である旨の必要情報信号とな
る。なお、スキャン回路(3)におけるアドレススキャ
ンが選別メモリ(2)の全メモリエリヤに対して終了す
ると、スキャン回路(3)から自然停止のスキャンエン
ド信号が出力され、これが取り込まれた実情報が自局に
不必要な実情報である旨の不必要情報信号となる。
(3) is a scan circuit that generates an address for the sorting memory (2), and the fall of the write signal becomes a scan start signal, and this signal causes the scan circuit (3) to
starts scanning and sequentially outputs the addresses of the sorting memory (2), and the sorting memory (2) sequentially outputs all information in the memory area according to the scan address. (4) is a comparison circuit that compares the received selection information of the latch circuit (1) with the stored selection information sequentially output from the selection memory (2) and detects a match. This coincidence signal becomes a scan stop signal to the scan circuit (3), and the corresponding transmission device (AI) to (AN
) The actual information captured in the own station's control device (B1) ~ (
This is a necessary information signal indicating that the information is actual information necessary for B N ). Furthermore, when the address scan in the scan circuit (3) is completed for all memory areas of the sorting memory (2), a scan end signal of natural stop is output from the scan circuit (3), and the captured actual information is automatically This becomes an unnecessary information signal indicating that the actual information is unnecessary to the station.

つぎに、前記実施例の動作について説明する。Next, the operation of the embodiment will be explained.

まず、任意のm個の制御装置のうちたとえば第1局の制
御装置(B1)から、他の任意の11個の制御装置、た
とえば(B2)〜(Bn++)に同一実情報を伝送する
場合、該実情報に選別情報を付加し、第3図に示す情報
フレームを伝送装置(AI)から伝送路(C)へ出力す
る。この選別情報は第2〜n→】局の各伝送装置(A2
)〜(An+I)の選別回路の選別メモリ(2)にそれ
ぞれ書き込まれているものである。
First, when transmitting the same real information from, for example, the control device (B1) of the first station among arbitrary m control devices, to other arbitrary control devices (B2) to (Bn++), Selection information is added to the actual information, and the information frame shown in FIG. 3 is output from the transmission device (AI) to the transmission path (C). This selection information is stored in each transmission device (A2
) to (An+I) are respectively written in the selection memory (2) of the selection circuit.

そして、伝送路(C)上に送出された前記情報は、他の
各伝送装置(A2)〜(AN)を順に通過し、ループを
一巡して送信元の伝送装置(A1)で消滅する。
The information sent onto the transmission path (C) passes through each of the other transmission devices (A2) to (AN) in turn, goes around the loop, and disappears at the source transmission device (A1).

一方、送信元以外の各局では、それぞれの伝送装置(A
2)〜(AN’)が伝送路(C)上を流れる全情報を一
目取り込み、前記した選別回路で実情報の選別を行なう
。すなわち、一旦取り込まれた情報71ノームのうち選
別情報のhがデータバス上にのり、CPtJからのライ
ト信号の立ち上がり、すなわち選別情報ラッチ信号によ
りデータバス上の選別情報がラッチ回路(1)にラッチ
され、さらに、このライト信号の立ち丁がりのスキャン
スタート信号によりスキャン回路(3)が駆動し、スキ
ャンアドレスを順に出力する。したがって、選別メモリ
(2)では全メモリエリヤの情報がスキャンアドレスに
よす順に呼び出され、比較回路(4)において、ラッチ
回路(1)の受信選別情報と選別メモリ(2)より順に
出力されてくる記憶選別情報とが順次比較され、その一
致が検出される。
On the other hand, at each station other than the transmission source, each transmission device (A
2) - (AN') take in all the information flowing on the transmission path (C) at a glance, and the above-mentioned screening circuit selects the actual information. That is, out of the information 71 norms once captured, the sorting information h is placed on the data bus, and the sorting information on the data bus is latched into the latch circuit (1) by the rise of the write signal from CPtJ, that is, the sorting information latch signal. Furthermore, a scan circuit (3) is driven by a scan start signal at the end of this write signal, and outputs scan addresses in order. Therefore, in the sorting memory (2), information in all memory areas is called out in the order according to the scan address, and in the comparison circuit (4), the received sorting information of the latch circuit (1) and the information in the sorting memory (2) are outputted in order. The stored memory sorting information that comes next is compared sequentially, and a match is detected.

ところで、第2〜n+1局の各伝送装置(’A2)〜(
An+I)のそれぞれの選別回路の選別メモリ(2)に
は1)II記受信選別情報と同一の選別情報が記憶され
ているため、当該の各伝送装置(A2)〜(A11」1
)のそれぞ第1の選別回路の比較回路(4)から一致信
号が出jJされ、これがスキャン停止信号となってスキ
ャン回路(3)のスキャンを停止させるとともに、必要
情報信号としてCI)Uに入力され、現在取り込んでい
る実情報を自局に必要な情報であると判断し、該実情報
が制御装置(B2)〜(Bn++)に転送される。さら
に、前記以外の伝送装置(An+2)〜(AN)におい
ては、その選別回路の選別メモリ(2)に当該受信選別
情報と同一の選別情報が書き込まれていないため、比較
回路において選別メモリ(2)の全メモリエリヤの選別
情報に対し一致が検出されず、したがって、スキャン回
路(3)より自然停止のスキャンエンド信号が出力され
、これがCPUに不必要情報信号として入力され、現在
取り込んでいる実情報は自局に不必要な情報であると判
断し、当該実情報が捨てられる。このようにして、同一
実情報がn個の制御装置(B 2 )〜(Bn++ )
にそれぞれ受は渡される。
By the way, each transmission device ('A2) to ('A2) of the 2nd to n+1 stations
Since the same sorting information as the reception sorting information described in 1) II is stored in the sorting memory (2) of each sorting circuit of An+I), each of the corresponding transmission devices (A2) to (A11'1)
), a matching signal is output from the comparison circuit (4) of the first selection circuit, and this becomes a scan stop signal to stop the scanning of the scan circuit (3), and is also sent to CI)U as a necessary information signal. The actual information that has been input and is currently being taken in is determined to be information necessary for the own station, and the actual information is transferred to the control devices (B2) to (Bn++). Furthermore, in the transmission devices (An+2) to (AN) other than the above, since the same sorting information as the reception sorting information is not written in the sorting memory (2) of the sorting circuit, the comparing circuit has the sorting memory (2). ), no match is detected for the selection information of all the memory areas, so a scan end signal of natural stop is output from the scan circuit (3), this is input to the CPU as an unnecessary information signal, and the currently captured actual The information is determined to be unnecessary for the own station, and the actual information is discarded. In this way, the same real information is provided for n control devices (B 2 ) to (Bn++)
The uke will be handed over to each.

したがって、前述した効果が得られるものである。Therefore, the effects described above can be obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は一般のループ状情報伝送システムのブロック図
、第2図は従来のループ状情報伝送装置のm−n伝送方
法における情報フレームの構成図、第3図以下の図面は
この発明のループ式情報伝送装置のIn−n伝送方法の
1実施例を示し、第3図は情報フレームの構成図、第4
図は選別回路のブロック図である。 (A1)〜(AN )・伝送装置、(旧)〜(BN) 
 制御装置、(C)  伝送路。 代理人 弁理上  藤田龍太部 第 1 図 第2図 第3図 第 4 図 受イδ過り秒+a軒L               
     ライト侶5手続補正書醐式) 昭不115フイI 11月 11 生’f  :i’l’  Ii  艮 ′自 )股2発
明の名作 ループ式情報伝送装置のm −n伝送方法3袖止をする
に″ 牛(□1とθ)関(「     特  1.′I   
 出   1;、jIj   人任 所  京都市右京
区侮津高畝町47@地名 称  (394)  1蝉[
亀磯1未式会社代表者           山   
脇  正  勝4 代  耶  人   〒 530 5 禎j正后6令の日1寸  昭オ゛[」57年10月
7日6抽正の対象 1罪筈の「発明の名称」の欄および
明2F11−
FIG. 1 is a block diagram of a general loop information transmission system, FIG. 2 is a configuration diagram of an information frame in the m-n transmission method of a conventional loop information transmission device, and FIG. 3 and subsequent drawings are a block diagram of a loop according to the present invention. Fig. 3 is a configuration diagram of an information frame;
The figure is a block diagram of the selection circuit. (A1) ~ (AN)・Transmission equipment, (old) ~ (BN)
Control device, (C) Transmission line. Attorney Ryuta Fujita Section 1 Figure 2 Figure 3 Figure 4 Figure U δ passing seconds + a eaves L
Wright's 5 Procedural Amendments) November 11, 1975 Fui I'i 艮 'au) M-N Transmission Method 3 of Masterpiece Loop Information Transmission Device Invented by 2 ni'' Ox (□1 and θ) Seki (``Special 1.'I
Output 1;, jIj Personnel address 47, Isatsu Takaune-cho, Ukyo-ku, Kyoto City @Place name (394) 1 Semi [
Kameiso 1 non-formal company representative Mt.
Masaru Waki Masaru 4th generation Yato 530 5 1 sun on the day of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 6th year of the 19th century. −

Claims (1)

【特許請求の範囲】[Claims] ■ 複数個の伝送装置にそれぞれ制御装置を接続すると
ともに、前記各伝送装置を伝送路を介してループ状に接
続し、任意のm個の制御装置よりそれぞれ、他の任意の
n個の制御装置に同一実情報を伝送するループ式情報伝
送装置のm−n伝送方法において、全実情報を個々に一
義的に区別する選別情報を形成するとともに、前記各制
御装置より出力される実情報に該実情報の選別情報を付
加し、前記各伝送装置にそれぞれ、前記伝送路に流れる
各情報を一旦取り込みその選別情報を個々にチェックし
て自局の制御装置の必要実情報のみを取り込む選別機能
を備え、n個の制御装置にそれぞれ同一実情報を取り込
むことを特徴とするループ式情報伝送装置のm−n伝送
方法。
■ A control device is connected to each of the plurality of transmission devices, and each of the transmission devices is connected in a loop via a transmission path, so that each of the m control devices can control any other n control devices. In the m-n transmission method of a loop type information transmission device that transmits the same real information to multiple devices, screening information that uniquely distinguishes all the real information individually is formed, and the information corresponding to the real information output from each of the control devices is formed. A sorting function is provided in which sorting information of real information is added, and each of the transmission devices once receives each piece of information flowing through the transmission path, checks the sorted information individually, and captures only the necessary real information of the control device of the own station. 1. An m-n transmission method for a loop type information transmission device, characterized in that the same real information is input into each of n control devices.
JP57120086A 1982-07-08 1982-07-08 M-n transmitting method of loop type information transmitting device Pending JPS5910054A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57120086A JPS5910054A (en) 1982-07-08 1982-07-08 M-n transmitting method of loop type information transmitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57120086A JPS5910054A (en) 1982-07-08 1982-07-08 M-n transmitting method of loop type information transmitting device

Publications (1)

Publication Number Publication Date
JPS5910054A true JPS5910054A (en) 1984-01-19

Family

ID=14777556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57120086A Pending JPS5910054A (en) 1982-07-08 1982-07-08 M-n transmitting method of loop type information transmitting device

Country Status (1)

Country Link
JP (1) JPS5910054A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178748A (en) * 1984-02-24 1985-09-12 Nippon Telegr & Teleph Corp <Ntt> Input reply control system for broadcast type communication
JPS63160445A (en) * 1986-12-24 1988-07-04 Hitachi Ltd Method and system for controlling transmission

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178748A (en) * 1984-02-24 1985-09-12 Nippon Telegr & Teleph Corp <Ntt> Input reply control system for broadcast type communication
JPS63160445A (en) * 1986-12-24 1988-07-04 Hitachi Ltd Method and system for controlling transmission

Similar Documents

Publication Publication Date Title
US7860967B2 (en) Network processor system including a central processor and at least one peripheral processor
US5003533A (en) Node processing system
US4551842A (en) Error-protected data transmission device and communication network
US4632252A (en) Mail sorting system with coding devices
US4792947A (en) Method of multi-address communication
US5339310A (en) Switching apparatus for switched network of asynchronous transfer mode
EP0409539A2 (en) Frame routing method for communication networks
US6865700B1 (en) Using profiles to perform bit error rate testing
JPS63279633A (en) Multi-address communication system
EP0253381A2 (en) Data transfer apparatus
US6170003B1 (en) Apparatus and method for communicating messages between data processing nodes using remote reading of message queues
EP0734139A2 (en) A data transfer device with cluster control
JPS5910054A (en) M-n transmitting method of loop type information transmitting device
EP0034776A1 (en) Diagnostic circuit for PCM connection networks
US5313632A (en) Method for processing data in a distributed processing system
US6381648B1 (en) Method and apparatus for filtering ethernet frames
JPS5910053A (en) Loop type information transmitting method
US5428650A (en) Method and device for selecting information usable by a local unit connected to a digital transmission system
EP0227732B1 (en) Arrangement for establishing wide band connection in a switching network
CN105490938B (en) A kind of design method of the router of configurable server engine
JPS5955657A (en) Scanning method of circuit
US20030152073A1 (en) Inbound data stream controller with pre-recognition of frame sequence
JP2763394B2 (en) Communication control device
JPS599742A (en) Classifying method
US5859857A (en) Method for the integration of additional data in digital data packets