JPS5994285A - 中間バツフアストレ−ジ制御方式 - Google Patents

中間バツフアストレ−ジ制御方式

Info

Publication number
JPS5994285A
JPS5994285A JP57203050A JP20305082A JPS5994285A JP S5994285 A JPS5994285 A JP S5994285A JP 57203050 A JP57203050 A JP 57203050A JP 20305082 A JP20305082 A JP 20305082A JP S5994285 A JPS5994285 A JP S5994285A
Authority
JP
Japan
Prior art keywords
buffer storage
intermediate buffer
processing unit
address
byte
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57203050A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6215895B2 (enrdf_load_stackoverflow
Inventor
Nobuhiko Kuribayashi
栗林　暢彦
Takashi Chiba
隆 千葉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57203050A priority Critical patent/JPS5994285A/ja
Publication of JPS5994285A publication Critical patent/JPS5994285A/ja
Publication of JPS6215895B2 publication Critical patent/JPS6215895B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57203050A 1982-11-19 1982-11-19 中間バツフアストレ−ジ制御方式 Granted JPS5994285A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57203050A JPS5994285A (ja) 1982-11-19 1982-11-19 中間バツフアストレ−ジ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57203050A JPS5994285A (ja) 1982-11-19 1982-11-19 中間バツフアストレ−ジ制御方式

Publications (2)

Publication Number Publication Date
JPS5994285A true JPS5994285A (ja) 1984-05-30
JPS6215895B2 JPS6215895B2 (enrdf_load_stackoverflow) 1987-04-09

Family

ID=16467507

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57203050A Granted JPS5994285A (ja) 1982-11-19 1982-11-19 中間バツフアストレ−ジ制御方式

Country Status (1)

Country Link
JP (1) JPS5994285A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50141938A (enrdf_load_stackoverflow) * 1974-05-02 1975-11-15

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50141938A (enrdf_load_stackoverflow) * 1974-05-02 1975-11-15

Also Published As

Publication number Publication date
JPS6215895B2 (enrdf_load_stackoverflow) 1987-04-09

Similar Documents

Publication Publication Date Title
JPS5821353B2 (ja) チヤネル対メモリ書込み装置
JPS5898893A (ja) 情報処理装置
JPS62145340A (ja) キヤツシユメモリ制御方式
EP0533427A1 (en) Computer memory control system
JPS60124754A (ja) バッファ記憶制御装置
US6401168B1 (en) FIFO disk data path manager and method
JPH0115903B2 (enrdf_load_stackoverflow)
JPS6184753A (ja) バツフアメモリ
JPS5994285A (ja) 中間バツフアストレ−ジ制御方式
JP3190847B2 (ja) データ転送制御装置
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPH01251248A (ja) スタックデータ構造用キャッシュ制御方式
JPS6252339B2 (enrdf_load_stackoverflow)
JPH04288645A (ja) 情報処理システム
JPH0526216B2 (enrdf_load_stackoverflow)
JPS5975483A (ja) バツフア・ストレ−ジ制御方式
JPS63173146A (ja) キヤツシユメモリ制御システム
JPH0156411B2 (enrdf_load_stackoverflow)
JPH0242548A (ja) バッファ記憶データの消去制御装置
JPS6074057A (ja) デイスク・キヤツシユ制御システム
JPS58211386A (ja) バツフアメモリ
JPS5842546B2 (ja) ストア制御方式
JP2001043132A (ja) キャッシュメモリの制御方法
JPH04156637A (ja) キャッシュメモリ制御方式
JPH02259945A (ja) ストア処理方式