JPS5985549A - 検査符号発生および誤り訂正集積回路 - Google Patents

検査符号発生および誤り訂正集積回路

Info

Publication number
JPS5985549A
JPS5985549A JP57195492A JP19549282A JPS5985549A JP S5985549 A JPS5985549 A JP S5985549A JP 57195492 A JP57195492 A JP 57195492A JP 19549282 A JP19549282 A JP 19549282A JP S5985549 A JPS5985549 A JP S5985549A
Authority
JP
Japan
Prior art keywords
check code
circuit
write
information code
receiver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57195492A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6235695B2 (enExample
Inventor
Hidehiko Kobayashi
秀彦 小林
Kunio Ono
大野　邦夫
Hiroaki Shoda
正田　裕明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57195492A priority Critical patent/JPS5985549A/ja
Publication of JPS5985549A publication Critical patent/JPS5985549A/ja
Publication of JPS6235695B2 publication Critical patent/JPS6235695B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
JP57195492A 1982-11-08 1982-11-08 検査符号発生および誤り訂正集積回路 Granted JPS5985549A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57195492A JPS5985549A (ja) 1982-11-08 1982-11-08 検査符号発生および誤り訂正集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57195492A JPS5985549A (ja) 1982-11-08 1982-11-08 検査符号発生および誤り訂正集積回路

Publications (2)

Publication Number Publication Date
JPS5985549A true JPS5985549A (ja) 1984-05-17
JPS6235695B2 JPS6235695B2 (enExample) 1987-08-03

Family

ID=16341982

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57195492A Granted JPS5985549A (ja) 1982-11-08 1982-11-08 検査符号発生および誤り訂正集積回路

Country Status (1)

Country Link
JP (1) JPS5985549A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5528130A (en) * 1978-08-16 1980-02-28 Fujitsu Ltd Error correcting unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5528130A (en) * 1978-08-16 1980-02-28 Fujitsu Ltd Error correcting unit

Also Published As

Publication number Publication date
JPS6235695B2 (enExample) 1987-08-03

Similar Documents

Publication Publication Date Title
CN102568606B (zh) 用于使用相同存储器类型来支持纠错模式和非纠错模式的系统、方法和器件
US11403172B2 (en) Methods for error detection and correction and corresponding systems and devices for the same
KR101251100B1 (ko) 별도의 순환 중복 코드 프레임들을 이용하는 효율적인 대역내 신뢰도
US8245108B2 (en) Semiconductor memory device and method for driving the same
CN110998536B (zh) 存储器系统中的动态链路差错保护
JP2004280790A (ja) Ｅｃｃ制御装置
JPH06266607A (ja) データ処理システム及びそのメモリ・タイミングをプログラムする方法
JP2001052479A (ja) メモリ装置
JP3070025B2 (ja) 半導体記憶装置
US10917119B2 (en) Data storage system and associated data storing method for reducing data error rate
US20190115059A1 (en) High performance, non-volatile memory module
CN114627954A (zh) Ddr双列直插式存储模块、存储系统及其操作方法
US4928281A (en) Semiconductor memory
US9141472B2 (en) Sharing a check bit memory device between groups of memory devices
US20060069948A1 (en) Error detecting memory module and method
US20230223057A1 (en) Ghost command suppression in a half-frequency memory device
US20200319969A1 (en) Method for checking address and control signal integrity in functional safety applications, related products
US20080270834A1 (en) Control method for read operation of memory
JPS5985549A (ja) 検査符号発生および誤り訂正集積回路
US11853240B2 (en) Data transmission circuit, data transmission method, and memory
US12026050B2 (en) DDR DIMM, memory system and operation method thereof
JPS59104800A (ja) 画像メモリのパリテイ・チエツク方式
JPS58199498A (ja) メモリシステム
WO2020199133A1 (en) Method for checking address and control signal integrity in functional safety applications, related products
JPH0652002A (ja) データチェック方法及び回路