JPS5982686A - セグメント連結方式 - Google Patents

セグメント連結方式

Info

Publication number
JPS5982686A
JPS5982686A JP57192045A JP19204582A JPS5982686A JP S5982686 A JPS5982686 A JP S5982686A JP 57192045 A JP57192045 A JP 57192045A JP 19204582 A JP19204582 A JP 19204582A JP S5982686 A JPS5982686 A JP S5982686A
Authority
JP
Japan
Prior art keywords
segment
bits
concatenation
bit
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57192045A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6150346B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Kazuo Tajiri
田尻 和夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP57192045A priority Critical patent/JPS5982686A/ja
Publication of JPS5982686A publication Critical patent/JPS5982686A/ja
Publication of JPS6150346B2 publication Critical patent/JPS6150346B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57192045A 1982-11-01 1982-11-01 セグメント連結方式 Granted JPS5982686A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57192045A JPS5982686A (ja) 1982-11-01 1982-11-01 セグメント連結方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57192045A JPS5982686A (ja) 1982-11-01 1982-11-01 セグメント連結方式

Publications (2)

Publication Number Publication Date
JPS5982686A true JPS5982686A (ja) 1984-05-12
JPS6150346B2 JPS6150346B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-11-04

Family

ID=16284689

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57192045A Granted JPS5982686A (ja) 1982-11-01 1982-11-01 セグメント連結方式

Country Status (1)

Country Link
JP (1) JPS5982686A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0335617A (ja) * 1989-06-30 1991-02-15 Fujitsu Ltd ディジタルpll回路

Also Published As

Publication number Publication date
JPS6150346B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-11-04

Similar Documents

Publication Publication Date Title
US5490260A (en) Solid-state RAM data storage for virtual memory computer using fixed-sized swap pages with selective compressed/uncompressed data store according to each data size
JPS5982686A (ja) セグメント連結方式
US4789852A (en) Method and apparatus for converting data in a binary format
JPH0656594B2 (ja) ベクトルプロセツサ
JP2003508863A (ja) 可変命令長処理
JP3190700B2 (ja) アドレス変換装置
JP3266529B2 (ja) 記憶領域アドレスをメモリ制御信号に変換するために変換情報を形成する方法および装置
US6301264B1 (en) Asynchronous data conversion circuit
JPS5886651A (ja) ワ−ド編制メモリのバイト参照方法及びメモリ・システム
CA2140963C (en) Flag-based high-speed i/o data transfer
JPS60117350A (ja) メモリマッピング装置
JP2003196156A (ja) 情報処理装置および情報処理方法
JPS58137064A (ja) アドレス拡張方式
JPS6043742A (ja) 可変長デ−タ読出し回路
US6629229B1 (en) Message index descriptor
JPS57150043A (en) Information processor
JPH0557620B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5860498A (ja) 記憶保護方式
JPS63271567A (ja) 非対称密結合マルチプロセツサシステム
JPH0224417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6299848A (ja) デ−タ変換装置
JPH0934788A (ja) アドレス変換装置及びアドレス変換方法
JPH0315775B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS58196674A (ja) 仮想マシンシステムにおけるアドレス変換方式
JPS634358A (ja) パリテイビツト書替え回路