JPS5952774U - automatic gain control circuit - Google Patents

automatic gain control circuit

Info

Publication number
JPS5952774U
JPS5952774U JP14630982U JP14630982U JPS5952774U JP S5952774 U JPS5952774 U JP S5952774U JP 14630982 U JP14630982 U JP 14630982U JP 14630982 U JP14630982 U JP 14630982U JP S5952774 U JPS5952774 U JP S5952774U
Authority
JP
Japan
Prior art keywords
gain control
automatic gain
control circuit
diode
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14630982U
Other languages
Japanese (ja)
Inventor
野村 久美雄
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP14630982U priority Critical patent/JPS5952774U/en
Publication of JPS5952774U publication Critical patent/JPS5952774U/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Receiver Circuits (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は正極性変調されたテレビジョン信号の波形図、
第・2図は従来の平均値型AGC回路を示す回路図、第
3図a、  bは復調部の出力波形を示し、aは平均変
調度の低い場合の波形図、bは平均変調度の高い場合の
波形図、第4図は本考案に係る平均値型AGC回路を示
す回路図、第5図a。 bは第4図の動作説明図であり、aは復調部の出力波形
を示す波形図、bはAGC回路の出力波形を示す波形図
である。 3・・・中間周波増幅部、4・・・復調部、6・・・A
GC増幅部、7・・・AGC回路、D・・・ダイオード
、R1・・・抵抗、C・・・コンデンサ、■CC・・・
直流電源、■亡・復調部用力、■2・・・AGC回路出
力。
Figure 1 is a waveform diagram of a positive polarity modulated television signal.
Figure 2 is a circuit diagram showing a conventional average value type AGC circuit, Figures 3a and 3b show the output waveforms of the demodulator, where a is a waveform diagram when the average modulation degree is low, and b is a waveform diagram when the average modulation degree is low. FIG. 4 is a waveform diagram in the case of high voltage, and FIG. 5a is a circuit diagram showing an average value type AGC circuit according to the present invention. b is an explanatory diagram of the operation of FIG. 4, a is a waveform diagram showing the output waveform of the demodulator, and b is a waveform diagram showing the output waveform of the AGC circuit. 3...Intermediate frequency amplification section, 4...Demodulation section, 6...A
GC amplifier section, 7...AGC circuit, D...diode, R1...resistor, C...capacitor, ■CC...
DC power supply, ■Demodulator power, ■2...AGC circuit output.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] テレビジョン受像機の復調部用力の平均直流電圧を自動
利得制御用電圧として用いる平均値型自動利得制御回路
において、前記復調部の出力端にダイオードを逆方向接
続しそのアノードにコンデンサ及び、抵抗の各一端を接
続し、前記コンデンサの他端を接地し、前記抵抗の他端
を直流電源に接続した回路を構成し、前記ダイオードの
アノードから自動利得制御用直流電圧を得ることを特徴
とする自動利得制御回路。
In an average value type automatic gain control circuit that uses the average DC voltage of the demodulator of a television receiver as the voltage for automatic gain control, a diode is connected in the reverse direction to the output terminal of the demodulator, and a capacitor and a resistor are connected to the anode of the diode. A circuit is formed by connecting one end of each of the capacitors, grounding the other end of the capacitor, and connecting the other end of the resistor to a DC power supply, and obtaining a DC voltage for automatic gain control from the anode of the diode. Gain control circuit.
JP14630982U 1982-09-29 1982-09-29 automatic gain control circuit Pending JPS5952774U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14630982U JPS5952774U (en) 1982-09-29 1982-09-29 automatic gain control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14630982U JPS5952774U (en) 1982-09-29 1982-09-29 automatic gain control circuit

Publications (1)

Publication Number Publication Date
JPS5952774U true JPS5952774U (en) 1984-04-06

Family

ID=30325702

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14630982U Pending JPS5952774U (en) 1982-09-29 1982-09-29 automatic gain control circuit

Country Status (1)

Country Link
JP (1) JPS5952774U (en)

Similar Documents

Publication Publication Date Title
JPS58135121U (en) level shift circuit
JPS5952774U (en) automatic gain control circuit
JPS61313U (en) Wideband high frequency amplifier circuit
JPS58155153U (en) optical receiver
JPS58147362U (en) CRT drive circuit
JPS59155651U (en) Function generation circuit
JPS5826251U (en) Pulse code modulation signal demodulation circuit
JPS58149811U (en) nonlinear integration circuit
JPS58175415U (en) sensor circuit
JPS5981121U (en) Signal amplitude adjustment circuit
JPS5976141U (en) level conversion circuit
JPS58161318U (en) Television receiver AGC switching circuit
JPS5816921U (en) level conversion circuit
JPS58123670U (en) Spot killer circuit
JPS58129712U (en) amplifier circuit
JPS5991032U (en) emphasis circuit
JPS60184337U (en) traveling wave tube transmitter
JPS5890749U (en) Waveform shaping circuit
JPS604047U (en) Receiving machine
JPS6082353U (en) absolute value circuit
JPS5837230U (en) Amplitude stabilization circuit
JPS5914430U (en) Radio receiver noise reduction circuit
JPS5922553U (en) Optical receiver for digital signals
JPS591236U (en) High voltage pulse generation circuit
JPS6123776U (en) Automatic contrast limiting circuit