JPS6082353U - absolute value circuit - Google Patents
absolute value circuitInfo
- Publication number
- JPS6082353U JPS6082353U JP16978583U JP16978583U JPS6082353U JP S6082353 U JPS6082353 U JP S6082353U JP 16978583 U JP16978583 U JP 16978583U JP 16978583 U JP16978583 U JP 16978583U JP S6082353 U JPS6082353 U JP S6082353U
- Authority
- JP
- Japan
- Prior art keywords
- operational amplifier
- resistor
- diode
- input terminal
- inverting input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Amplifiers (AREA)
- Networks Using Active Elements (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図及び第２図は従来の絶対値回路図、第３図は本考
案の一実施例を示す回路図である。
ＸＣ□、 ＩＣ２・・・・・・演算増幅器、Ｒ１，Ｒ２
，Ｒ３，Ｒ４゜Ｒ５・・・・・・抵抗、Ｄ□、Ｄ２・・
・・・・ダイオード。1 and 2 are conventional absolute value circuit diagrams, and FIG. 3 is a circuit diagram showing an embodiment of the present invention. XC□, IC2... operational amplifier, R1, R2
, R3, R4゜R5...Resistance, D□, D2...
····diode.
Claims (1)
ダイオードＤ□のカソード及び第２のダイオードＤ２の
アノードに接続され、第１のダイオードＤ工のアノード
が反転入力端子に接続される第１の演算増幅器ＩＣ１と
、上記第２のダイオードＤ２のカソードが非反転入力端
子に接続され出力端子が絶縁値出力とさえると共に抵抗
Ｒ３を通して反転入力端子に接続され該反転入力端子に
は接地抵抗Ｒ２と上記第１のダイオードのアノードに接
続される抵初只、の一端が接続される第２の演算増幅器
ＩＣ２とを備え、入力信号が負極性では第１の演算増幅
器が電圧ホロワとして動作して抵抗Ｒ１を通して第２の
演算増幅器で反転増幅され、入力信号が正極性では第１
の演算増幅器が第２の演算増幅器を通した抵９３と抵抗
Ｒ□を通した帰還路で非反転増幅器として動作すること
で高入力インピーダンスで第２の演算増幅器の出力に絶
対値出力を得ることを特徴とする絶縁値回路。The input signal is input to a non-inverting input terminal, the output terminal is connected to the cathode of the first diode D and the anode of the second diode D2, and the anode of the first diode D is connected to the inverting input terminal. The cathodes of the operational amplifier IC1 of No. 1 and the cathode of the second diode D2 are connected to the non-inverting input terminal, and the output terminal serves as an insulation value output, and is connected to the inverting input terminal through the resistor R3, and the inverting input terminal is connected to the ground resistor R2. and a second operational amplifier IC2 to which one end of the resistor is connected to the anode of the first diode, and when the input signal has negative polarity, the first operational amplifier operates as a voltage follower. The input signal is inverted and amplified by the second operational amplifier through the resistor R1.
By operating the operational amplifier as a non-inverting amplifier in the feedback path through the resistor 93 and resistor R□ through the second operational amplifier, an absolute value output can be obtained at the output of the second operational amplifier with high input impedance. An isolated value circuit featuring:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16978583U JPS6082353U (en) | 1983-11-01 | 1983-11-01 | absolute value circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16978583U JPS6082353U (en) | 1983-11-01 | 1983-11-01 | absolute value circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6082353U true JPS6082353U (en) | 1985-06-07 |
| JPH0222739Y2 JPH0222739Y2 (en) | 1990-06-20 |
Family
ID=30370833
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16978583U Granted JPS6082353U (en) | 1983-11-01 | 1983-11-01 | absolute value circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6082353U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS503743A (en) * | 1973-05-16 | 1975-01-16 | ||
| JPS59113769U (en) * | 1983-01-21 | 1984-08-01 | 日本アビオニクス株式会社 | absolute value circuit |
-
1983
- 1983-11-01 JP JP16978583U patent/JPS6082353U/en active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS503743A (en) * | 1973-05-16 | 1975-01-16 | ||
| JPS59113769U (en) * | 1983-01-21 | 1984-08-01 | 日本アビオニクス株式会社 | absolute value circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0222739Y2 (en) | 1990-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6082353U (en) | absolute value circuit | |
| JPS5834414U (en) | Power amplifier current limit circuit | |
| JPS5896325U (en) | Current-voltage conversion circuit | |
| JPS59137618U (en) | Voltage current conversion circuit | |
| JPS6093331U (en) | switch circuit | |
| JPS6076455U (en) | absolute value circuit | |
| JPS60158311U (en) | amplifier circuit | |
| JPS5994416U (en) | protection circuit | |
| JPS58129712U (en) | amplifier circuit | |
| JPS5893013U (en) | Output transistor current limit circuit | |
| JPS58123670U (en) | Spot killer circuit | |
| JPS59114617U (en) | power amplifier circuit | |
| JPS6040119U (en) | current amplification circuit | |
| JPS586419U (en) | gain control amplifier circuit | |
| JPS58175415U (en) | sensor circuit | |
| JPS60181914U (en) | audio power amplifier | |
| JPS6112117U (en) | DC stabilized power supply | |
| JPS5890749U (en) | Waveform shaping circuit | |
| JPS59169142U (en) | timer circuit | |
| JPS5840914U (en) | oscillation circuit | |
| JPS6092349U (en) | dc summing amplifier | |
| JPS59100353U (en) | absolute value circuit | |
| JPS591236U (en) | High voltage pulse generation circuit | |
| JPS58123614U (en) | amplifier circuit | |
| JPS6079817U (en) | diode detector |