JPS604047U - Receiving machine - Google Patents

Receiving machine

Info

Publication number
JPS604047U
JPS604047U JP9471683U JP9471683U JPS604047U JP S604047 U JPS604047 U JP S604047U JP 9471683 U JP9471683 U JP 9471683U JP 9471683 U JP9471683 U JP 9471683U JP S604047 U JPS604047 U JP S604047U
Authority
JP
Japan
Prior art keywords
circuit
intermediate frequency
agc
receiver
frequency amplification
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9471683U
Other languages
Japanese (ja)
Inventor
幸夫 堀
Original Assignee
日本ビクター株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本ビクター株式会社 filed Critical 日本ビクター株式会社
Priority to JP9471683U priority Critical patent/JPS604047U/en
Publication of JPS604047U publication Critical patent/JPS604047U/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Amplification And Gain Control (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の一般的なAM受信機の一例を示すブロッ
ク図で、第2図は本考案になる受信機の一実施例を説明
するためのブロック図、第3図は本考案になる受信機の
一実施例を示す回路図である。 1・・・高周波信号入力端子、2・・・高周波増幅回路
、3・・・混合回路、4A〜4N・・・中間周波増幅回
路、5・・・検波回路、6・・・低周波増幅回路、7・
・・低周波信号出力端子、8・・・AGC回路、9・・
・第1のAGC回路、10・・・第2のAGC回路、1
1・・・可変コンデンサ、12・・・同調コイル、13
・・・局部発振回路、14・・・中間周波トランス(I
FT)及びセラミックフィルタ、Q1〜Q1゜・・・ト
ランジスタ、Dl・・・ダイオード、R1−R14・・
・抵抗器、C□〜C4・・・コンデンサ、■。 〜I6・・・電流源。
Fig. 1 is a block diagram showing an example of a conventional general AM receiver, Fig. 2 is a block diagram illustrating an embodiment of the receiver according to the present invention, and Fig. 3 is a block diagram showing an example of the receiver according to the present invention. FIG. 2 is a circuit diagram showing an example of a receiver. DESCRIPTION OF SYMBOLS 1...High frequency signal input terminal, 2...High frequency amplification circuit, 3...Mixing circuit, 4A-4N...Intermediate frequency amplification circuit, 5...Detection circuit, 6...Low frequency amplification circuit ,7・
...Low frequency signal output terminal, 8...AGC circuit, 9...
・First AGC circuit, 10...Second AGC circuit, 1
1... Variable capacitor, 12... Tuning coil, 13
...Local oscillation circuit, 14...Intermediate frequency transformer (I
FT) and ceramic filter, Q1-Q1゜...transistor, Dl...diode, R1-R14...
・Resistor, C□~C4...Capacitor, ■. ~I6... Current source.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 高周波増幅回路・混合回路・局部発振回路・中間周波増
幅回路・検波回路等を有する受信機において、前記検波
回路の出力信号により前記中間周波増幅回路の利得を調
整する第1のAGC回路と、前記第1のAGC回路の作
動による前記中間周波増幅回路の出力信号の直流電圧変
位により、前記高周波増幅回路及び前記混合回路の少な
くとも一方の利得を調整する第2のAGC回路とを具備
した受信機。
In a receiver having a high frequency amplification circuit, a mixing circuit, a local oscillation circuit, an intermediate frequency amplification circuit, a detection circuit, etc., a first AGC circuit that adjusts the gain of the intermediate frequency amplification circuit according to an output signal of the detection circuit; A receiver comprising: a second AGC circuit that adjusts the gain of at least one of the high frequency amplifier circuit and the mixing circuit by a DC voltage displacement of the output signal of the intermediate frequency amplifier circuit due to the operation of the first AGC circuit.
JP9471683U 1983-06-20 1983-06-20 Receiving machine Pending JPS604047U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9471683U JPS604047U (en) 1983-06-20 1983-06-20 Receiving machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9471683U JPS604047U (en) 1983-06-20 1983-06-20 Receiving machine

Publications (1)

Publication Number Publication Date
JPS604047U true JPS604047U (en) 1985-01-12

Family

ID=30226575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9471683U Pending JPS604047U (en) 1983-06-20 1983-06-20 Receiving machine

Country Status (1)

Country Link
JP (1) JPS604047U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9696070B2 (en) 2012-05-14 2017-07-04 Denso Corporation Flow rate adjustment valve for refrigeration cycle

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9696070B2 (en) 2012-05-14 2017-07-04 Denso Corporation Flow rate adjustment valve for refrigeration cycle

Similar Documents

Publication Publication Date Title
JPS604047U (en) Receiving machine
JPS6047503A (en) Integrated transistor high frequency crystal oscillator circuit
JPS6050514U (en) oscillation circuit
JPS60149258U (en) tuner circuit
JPS58129712U (en) amplifier circuit
JPS58173916U (en) oscillation circuit
JPS59134935U (en) AFT voltage superimposition circuit
JPS58135134U (en) AFC circuit
JPS58101522U (en) gain control amplifier
JPS6074335U (en) AFC circuit of radio receiver
JPS615011U (en) local oscillation circuit
JPS59144909U (en) frequency modulation circuit
JPS5950116U (en) intermediate frequency amplifier circuit
JPS59154962U (en) level compression circuit
JPS60112116U (en) push pull amplifier circuit
JPS6118614U (en) voltage controlled oscillation circuit
JPS6144942U (en) FM receiver
JPS5850718U (en) Variable time constant circuit in output circuit for AGC and tuning meter
JPS5929841U (en) frequency synthesizer tuner
JPS59144916U (en) Tone control circuit
JPS5857142U (en) integrated circuit device
JPS60189173U (en) Image quality adjustment circuit
JPS59161710U (en) oscillation circuit
JPS58135129U (en) High frequency amplifier circuit
JPS59125112U (en) amplifier