JPS5950646A - 8相位相復調器 - Google Patents

8相位相復調器

Info

Publication number
JPS5950646A
JPS5950646A JP57161420A JP16142082A JPS5950646A JP S5950646 A JPS5950646 A JP S5950646A JP 57161420 A JP57161420 A JP 57161420A JP 16142082 A JP16142082 A JP 16142082A JP S5950646 A JPS5950646 A JP S5950646A
Authority
JP
Japan
Prior art keywords
circuit
output
phase
signal
full
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57161420A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6365263B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Toshihiko Ryu
龍 敏彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57161420A priority Critical patent/JPS5950646A/ja
Priority to US06/531,787 priority patent/US4540948A/en
Priority to EP83109074A priority patent/EP0106163B1/en
Priority to DE8383109074T priority patent/DE3379771D1/de
Priority to CA000436721A priority patent/CA1220531A/en
Publication of JPS5950646A publication Critical patent/JPS5950646A/ja
Publication of JPS6365263B2 publication Critical patent/JPS6365263B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/227Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2271Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals
    • H04L27/2273Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses only the demodulated signals associated with quadrature demodulation, e.g. Costas loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
JP57161420A 1982-09-14 1982-09-14 8相位相復調器 Granted JPS5950646A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP57161420A JPS5950646A (ja) 1982-09-14 1982-09-14 8相位相復調器
US06/531,787 US4540948A (en) 1982-09-14 1983-09-13 8-Phase phase-shift keying demodulator
EP83109074A EP0106163B1 (en) 1982-09-14 1983-09-14 8-phase phase-shift keying demodulator
DE8383109074T DE3379771D1 (en) 1982-09-14 1983-09-14 8-phase phase-shift keying demodulator
CA000436721A CA1220531A (en) 1982-09-14 1983-09-14 8-phase phase-shift keying demodulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57161420A JPS5950646A (ja) 1982-09-14 1982-09-14 8相位相復調器

Publications (2)

Publication Number Publication Date
JPS5950646A true JPS5950646A (ja) 1984-03-23
JPS6365263B2 JPS6365263B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-12-15

Family

ID=15734755

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57161420A Granted JPS5950646A (ja) 1982-09-14 1982-09-14 8相位相復調器

Country Status (1)

Country Link
JP (1) JPS5950646A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0220153A (ja) * 1988-07-07 1990-01-23 Sharp Corp 4相位相検波回路及び8相位相検波回路
JPH02312339A (ja) * 1989-05-26 1990-12-27 Matsushita Electric Ind Co Ltd ディジタル被変調信号復調装置
US7397841B2 (en) 2003-01-15 2008-07-08 Sony Corporation Wide band communication reception apparatus and method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0220153A (ja) * 1988-07-07 1990-01-23 Sharp Corp 4相位相検波回路及び8相位相検波回路
JPH02312339A (ja) * 1989-05-26 1990-12-27 Matsushita Electric Ind Co Ltd ディジタル被変調信号復調装置
US7397841B2 (en) 2003-01-15 2008-07-08 Sony Corporation Wide band communication reception apparatus and method
US7983321B2 (en) 2003-01-15 2011-07-19 Sony Corporation Communication apparatus and communication method

Also Published As

Publication number Publication date
JPS6365263B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-12-15

Similar Documents

Publication Publication Date Title
US5097220A (en) Circuit for demodulating psk modulated signal by differential-defection
JPS5914939B2 (ja) 搬送波再生装置
GB2166324A (en) A multi-mode radio transceiver
US3983499A (en) Multi-phase PSK demodulator
EP0106163B1 (en) 8-phase phase-shift keying demodulator
US5914985A (en) Digital demodulator
US5170131A (en) Demodulator for demodulating digital signal modulated by minimum shift keying and method therefor
JPS5950646A (ja) 8相位相復調器
US4095187A (en) Demodulation system for a multi-level multi-phase superposition-modulated carrier wave
EP0252500B1 (en) 8-phase phase-shift keying demodulator
JPS6347313B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0591748A1 (en) Method and circuit for estimating the carrier frequency of PSK signals
JPS6366108B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3865893B2 (ja) 復調回路
JPS60183858A (ja) Msk復調器のクロツク同期回路
JPH08223237A (ja) ディジタル復調器
JPS6330049A (ja) Msk復調回路
JP3404326B2 (ja) 搬送波再生回路、搬送波再生方法及び直交検波回路、直交検波方法
JPS6184933A (ja) Amステレオ復調装置
JPH06152673A (ja) 復調器
JP2986399B2 (ja) 差動直交位相変調による配電線搬送方法
JPH06338917A (ja) 自動利得制御回路
JPH03205940A (ja) ディジタル復調器
JPH06105898B2 (ja) 干渉補償回路
JPH0662067A (ja) 遅延検波回路