JPS5943752B2 - Manufacturing method of solid state display device - Google Patents

Manufacturing method of solid state display device

Info

Publication number
JPS5943752B2
JPS5943752B2 JP54081718A JP8171879A JPS5943752B2 JP S5943752 B2 JPS5943752 B2 JP S5943752B2 JP 54081718 A JP54081718 A JP 54081718A JP 8171879 A JP8171879 A JP 8171879A JP S5943752 B2 JPS5943752 B2 JP S5943752B2
Authority
JP
Japan
Prior art keywords
row
pellet
auxiliary substrate
substrate
electrodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54081718A
Other languages
Japanese (ja)
Other versions
JPS565586A (en
Inventor
幸弘 細見
正信 野島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP54081718A priority Critical patent/JPS5943752B2/en
Publication of JPS565586A publication Critical patent/JPS565586A/en
Publication of JPS5943752B2 publication Critical patent/JPS5943752B2/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Led Device Packages (AREA)
  • Led Devices (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Description

【発明の詳細な説明】 本発明は固体表示装置の製造方法に関する。[Detailed description of the invention] The present invention relates to a method for manufacturing a solid-state display device.

近年、基板上に多数の発光ダイオードを行列状に配列し
て画像等の表示を行なう装置が提案されているが、斯る
装置の製造上の最も大きな問題点は多数の発光ダイオー
ドを整然と規則正しく配列することが困難なことである
。本発明は上記点に鑑みてなされたもので以下実施例に
おいて詳述する。
In recent years, devices have been proposed that display images, etc. by arranging a large number of light emitting diodes in rows and columns on a substrate, but the biggest problem in manufacturing such devices is how to arrange a large number of light emitting diodes in an orderly and orderly manner. It is difficult to do so. The present invention has been made in view of the above points, and will be described in detail below in Examples.

第1図は第1の工程を示し、平坦な補助基板1上に等間
隔で基板1長に亘つて延びる行電極2、2・・・が形成
される。
FIG. 1 shows the first step, in which row electrodes 2, 2, . . . extending over the length of the substrate 1 are formed at equal intervals on a flat auxiliary substrate 1.

補助基板1としては表面に酸化膜を有するシリコン結晶
板が好適であるが、その他セラミック板も使用できる。
第2図は第2の工程を示し、燐化ガリウム結晶からなる
緑色発光ダイオードペレット4が準備される。
A silicon crystal plate having an oxide film on the surface is suitable as the auxiliary substrate 1, but other ceramic plates can also be used.
FIG. 2 shows the second step, in which a green light emitting diode pellet 4 made of gallium phosphide crystal is prepared.

該ペレットはその表裏両主面に平行なPN接合面5を有
し、更にその裏主面に行列配置のドット状裏電極(即ち
P側オーミック電極)6、6・・・を備えると共に表主
面に、裏電極6の各々に対応する窓Tを有し、上記行列
配置の列方向にて連続する表電極(即ちN側オーミック
電極)8、8・・・を備えている。第3図は第3の工程
を示し、ペレット4の裏主面より列及び行方向の裏溝9
、10をダイシング法などにより刻設して、上記各裏電
極下のPN接合が分離され行列配置の分離領域5’、5
’・・・となる。
The pellet has a parallel PN junction surface 5 on both its front and back principal surfaces, and is further provided with dot-shaped back electrodes (i.e., P-side ohmic electrodes) 6, 6, arranged in rows and columns on its back principal surface, and also has It has a window T corresponding to each of the back electrodes 6 on its surface, and includes front electrodes (namely, N-side ohmic electrodes) 8, 8, . . . that are continuous in the column direction of the matrix arrangement. FIG. 3 shows the third step, in which back grooves 9 in the column and row directions are formed from the back main surface of the pellet 4.
, 10 are carved by a dicing method or the like to separate the PN junctions under each of the back electrodes and form separation regions 5', 5 arranged in rows and columns.
'... becomes.

第4図は第4の工程を示し、複数の上記ペレット4の各
裏面が補助基板1上に固着される。このとき、同一行に
属する裏電極6が補助基板1の対応する各行電極2に整
列するべく配置され、そして対応する裏電極6と行電極
2とはハンダや導電性接着刻で固着され、又必要に応じ
てその他のペレット裏主面と補助基板1表面とは適当な
絶縁性接着剤で強固に固着される。第5図は第5の工程
を示し、ペレット4表主面より上記列方向の溝9、9・
・・に対応し、該溝に達する表情11を設け、ペレット
4が各列毎に分離される。
FIG. 4 shows the fourth step, in which the back surfaces of the plurality of pellets 4 are fixed onto the auxiliary substrate 1. At this time, the back electrodes 6 belonging to the same row are arranged to be aligned with the corresponding row electrodes 2 of the auxiliary substrate 1, and the corresponding back electrodes 6 and row electrodes 2 are fixed with solder or conductive adhesive, or If necessary, the other main surfaces on the back side of the pellet and the surface of the auxiliary substrate 1 are firmly fixed with a suitable insulating adhesive. FIG. 5 shows the fifth step, in which the grooves 9, 9, and
. . , a face 11 reaching the groove is provided, and the pellets 4 are separated into each row.

この工程における上記の表情の形成は通常ダイシング方
法により行なわれるが、ペレツト4の裏主面側より予め
適当深さの溝9,9・・・が刻設されているので、上記
切り込み作業はペレツト4を傷めることなく、容易にな
される。
The formation of the above-mentioned facial expression in this process is usually carried out by a dicing method, but since grooves 9, 9, etc. of an appropriate depth have been carved in advance from the back main surface side of the pellet 4, the above-mentioned cutting operation is performed on the pellet. It can be easily done without damaging 4.

第6図は最終工程を示し、別途形成した絶縁性の主基板
15上にペレツト4,4を固着した既述の補助基板1が
固着され、その後該補助基板の行電極2の各々と主基板
15に設けられた外部列端子16の各々との間、及び各
ペレツトの各表面電極8と主基板15に設けられた外部
列端子゛17の各々との間、が夫々金属細線18にて結
合される。
FIG. 6 shows the final step, in which the previously described auxiliary substrate 1 on which the pellets 4, 4 are fixed is fixed on an insulating main substrate 15 formed separately, and then each of the row electrodes 2 of the auxiliary substrate and the main substrate are fixed. 15, and between each surface electrode 8 of each pellet and each of the external row terminals 17 provided on the main substrate 15 are connected by thin metal wires 18. be done.

上記装置において、外部行端子16及び列端子17の各
々に選択的に順方向電圧を印加すると選択された行及び
列電極の交点にあるPN接合分離領域にて5′にて緑色
発光が生じ、斯る発光は直上の電極窓7を経て上方に取
り出され、2個のペレツト4,4により例えば2桁の文
字が表示される。このとき、発光色が緑色であると、燐
化ガリウム結晶における緑色光は、該結晶のバンド間エ
ネルギとほゾ同程度のエネルギ波長を有しているので結
晶内で比較的減衰し易く、上記直上以外の他の電極窓に
向う場合結晶内光路長がより大となるので減衰が大きく
他の電極窓からの放出量は無視できコントラストが向上
し好都合である。尚上記実施例において、行と列との関
係は逆にしてもよく、又表電極8は当初各行が全て連続
する形状にしてよいことは勿論である。
In the above device, when a forward voltage is selectively applied to each of the external row terminals 16 and column terminals 17, green light emission occurs at the PN junction isolation region 5' at the intersection of the selected row and column electrodes, Such light emission is taken out upwardly through the electrode window 7 directly above, and the two pellets 4, 4 display, for example, a two-digit character. At this time, if the emitted light color is green, the green light in the gallium phosphide crystal has an energy wavelength that is about the same as the interband energy of the crystal, so it is relatively easy to attenuate within the crystal, and the above-mentioned When the light is directed toward another electrode window other than directly above, the intracrystal optical path length becomes larger, so attenuation is large, and the amount of light emitted from other electrode windows can be ignored, which is advantageous because the contrast is improved. In the above embodiment, the relationship between rows and columns may be reversed, and it goes without saying that the front electrodes 8 may initially have a shape in which all rows are continuous.

又上記実施例では、裏電極6はドツト状にして第2工程
で形成されたが、第2工程において、裏主面全面にP側
オーミツク電極膜を設けておき、その後上記全面電極膜
を第3工程におけるPN接合の分離時に同時に分離し、
個々の裏電極となすこともできる。
Further, in the above embodiment, the back electrode 6 was formed in a dot shape in the second step, but in the second step, a P-side ohmic electrode film was provided on the entire back main surface, and then the entire surface electrode film was formed in the second step. Separated simultaneously during separation of the PN junction in the 3rd step,
It is also possible to form individual back electrodes.

更に上記実施例では第5工程でペレツト4を各列毎に分
離しているが、第4工程によりペレツトの固着された補
助基板1を主基板15に固着した後、ペレツトの各列毎
の分離をなしても良い。
Further, in the above embodiment, the pellets 4 are separated into each row in the fifth step, but after the auxiliary substrate 1 to which the pellets are fixed is fixed to the main substrate 15 in the fourth step, the pellets are separated into each row. You may do so.

以上説明より明らかな如く、本発明によればペレツトを
基板上に固定した状態で実質的に個々の発光ダイオード
に分離すると共に、その分離に際し、予めペレツト裏主
面に所定の裏溝を刻設しておきペレツト表主面より斯る
溝に対応せる表溝を設けるものであるから、多数の発光
ダイオードを基板上に容易に整然と規則正しく配列する
ことができ、又このため表示品質の向上を図ることがで
き、更に表面電極は行(又は列)毎に共通となつている
から金属細線による配線作業も簡単となる。更に、ペレ
ツトが直接固着される基板面は高度の平坦性が要求され
、斯る基板は高価になりがちであるが、本発明は補助基
板と主基板とに分け、ペレツトは補助基板に固着し、高
度の平坦性は要求されないが機械的強度が必要な十分な
厚みを有し、かつ外部との接続のために必要な十分な面
積を有する基板の役目は主基板に果させるものであるか
ら、高価な補助基板の使用を最小限に抑えることができ
有利である。更に本発明によれば複数のペレツトが同一
の補助基板に固着されるから各ペレツト間の位置決めが
正確になり表示品質が向上する。
As is clear from the above description, according to the present invention, a pellet is substantially separated into individual light emitting diodes while being fixed on a substrate, and at the time of separation, a predetermined back groove is carved in advance on the back main surface of the pellet. Since surface grooves corresponding to these grooves are provided from the main surface of the pellet, a large number of light emitting diodes can be easily and regularly arranged on the substrate, and display quality can therefore be improved. Furthermore, since the surface electrodes are common to each row (or column), wiring work using thin metal wires is also simplified. Furthermore, the substrate surface to which the pellets are directly fixed is required to have a high degree of flatness, and such substrates tend to be expensive. However, in the present invention, the substrate is divided into an auxiliary substrate and a main substrate, and the pellets are fixed to the auxiliary substrate. Although a high level of flatness is not required, the main board has sufficient thickness to require mechanical strength, and has a sufficient area for connection with the outside. Advantageously, the use of expensive auxiliary substrates can be minimized. Furthermore, according to the present invention, since a plurality of pellets are fixed to the same auxiliary substrate, the positioning between the pellets becomes accurate and the display quality is improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図及至第6図は本発明実施例を示す工程別斜視図で
ある。 1・・・・・・基板、4・・・・・・ペレツト、5・・
・・・・PN接合、6・・・・・・裏電極、8・・・・
・・表電極。
FIGS. 1 to 6 are perspective views showing steps of an embodiment of the present invention. 1...Substrate, 4...Pellet, 5...
...PN junction, 6...back electrode, 8...
...Top electrode.

Claims (1)

【特許請求の範囲】[Claims] 1 表裏両主面に平行なPN接合を有する発光ダイオー
ドペレットを形成する工程、該ペレットの裏主面より行
及び列方向の裏溝を上記表主面に達することなく刻設し
て行列状に分離される複数のPN接合分離領域と、上記
裏主面にて上記各分離領域の直上に存在する裏電極と、
上記表主面にて上記各分離領域の各々に対応する窓を有
し少なくとも上記行列配置の列(又は行)方向にて連続
する表電極とを形成する工程、上記行列配置の行(又は
列)方向に延びる配線電極をその表面に有する補助基板
を準備する工程、同一行(又は列)に属する上記裏電極
を上記補助基板の対応する行(又は列)の配線電極に整
列固着するべく複数の上記ペレットを上記補助基板上に
固着する工程、上記補助基板上に固着されたペレットの
表主面より上記列(又は行)方向の裏溝に対応し、かつ
該溝に達する表溝を設ける工程、上記補助基板を主基板
上に固着する工程を具備せる固体表示装置の製造方法。
1. A step of forming a light emitting diode pellet having a PN junction parallel to both the front and back principal surfaces, in which back grooves in the row and column directions are carved from the back principal surface of the pellet without reaching the front principal surface to form a matrix. a plurality of PN junction isolation regions to be separated; a back electrode existing directly above each of the isolation regions on the back main surface;
a step of forming surface electrodes having windows corresponding to each of the separation regions on the main surface and continuous at least in the column (or row) direction of the matrix arrangement; ) step of preparing an auxiliary substrate having wiring electrodes on its surface extending in the direction of fixing the pellets on the auxiliary substrate, providing a front groove that corresponds to and reaches the back groove in the column (or row) direction from the front main surface of the pellet fixed on the auxiliary substrate; A method for manufacturing a solid-state display device, comprising the steps of: fixing the auxiliary substrate on the main substrate.
JP54081718A 1979-06-27 1979-06-27 Manufacturing method of solid state display device Expired JPS5943752B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54081718A JPS5943752B2 (en) 1979-06-27 1979-06-27 Manufacturing method of solid state display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54081718A JPS5943752B2 (en) 1979-06-27 1979-06-27 Manufacturing method of solid state display device

Publications (2)

Publication Number Publication Date
JPS565586A JPS565586A (en) 1981-01-21
JPS5943752B2 true JPS5943752B2 (en) 1984-10-24

Family

ID=13754182

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54081718A Expired JPS5943752B2 (en) 1979-06-27 1979-06-27 Manufacturing method of solid state display device

Country Status (1)

Country Link
JP (1) JPS5943752B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007065236A (en) * 2005-08-31 2007-03-15 Quest & Torai:Kk Pneumatic shaped body

Also Published As

Publication number Publication date
JPS565586A (en) 1981-01-21

Similar Documents

Publication Publication Date Title
US4845405A (en) Monolithic LED display
DE69927447T2 (en) Device with an optical function and special connection electrodes
KR100284235B1 (en) Semiconductor light emitting device using semiconductor light emitting device and manufacturing method of semiconductor light emitting device
JP3195720B2 (en) Multicolor LED element, LED display device using the multicolor LED element, and method of manufacturing multicolor LED element
JPH0982587A (en) Preparation of nonsquare electronic chip
JPS55165691A (en) Compound semiconductor laser element
DE102020103935A1 (en) LED lighting fixture package and display panel using the same
US20180204823A1 (en) Video Wall Module and Method for Producing Same
JPH0611071B2 (en) Method for dividing compound semiconductor substrate
EP0180479B1 (en) Light-emitting diode array
JPH01181490A (en) Semiconductor laser device
US4182025A (en) Manufacture of electroluminescent display devices
US5422905A (en) Closely spaced dual diode lasers
JPH01281786A (en) Array laser
JPS5943752B2 (en) Manufacturing method of solid state display device
US8102892B2 (en) Semiconductor laser light emitting device and method for manufacturing same
JPS5941190B2 (en) Manufacturing method of solid state display device
JPH0625966Y2 (en) Matrix type light emitting diode
CN220774375U (en) LED display chip module, LED display chip and AR microLED display chip
JP2000150958A (en) Semiconductor light emitting device
US12021110B2 (en) Three-in-one RGB mini-LED device
JP2997372B2 (en) Semiconductor light emitting device
CN113243047B (en) Electronic equipment
US20230307409A1 (en) Semiconductor chip and manufacturing method therefor
JPH04116162U (en) light emitting diode