JPS5943530A - Molding mold for semiconductor resin sealing - Google Patents

Molding mold for semiconductor resin sealing

Info

Publication number
JPS5943530A
JPS5943530A JP15440982A JP15440982A JPS5943530A JP S5943530 A JPS5943530 A JP S5943530A JP 15440982 A JP15440982 A JP 15440982A JP 15440982 A JP15440982 A JP 15440982A JP S5943530 A JPS5943530 A JP S5943530A
Authority
JP
Japan
Prior art keywords
groove
burr
lead
resin
stopping groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15440982A
Other languages
Japanese (ja)
Inventor
Yukio Higuchi
幸雄 樋口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP15440982A priority Critical patent/JPS5943530A/en
Publication of JPS5943530A publication Critical patent/JPS5943530A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B29WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
    • B29CSHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
    • B29C45/00Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor
    • B29C45/14Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles
    • B29C45/14639Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles for obtaining an insulating effect, e.g. for electrical components
    • B29C45/14655Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles for obtaining an insulating effect, e.g. for electrical components connected to or mounted on a carrier, e.g. lead frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

PURPOSE:To prevent the thickly formed burr from remaining in a burr-stopping groove by a method wherein the generation of thin burrs due to a capillarity and the like is reduced by forming the burr-stopping groove deeper than a lead groove, and also a draw angle is provided in the burr-stopping groove. CONSTITUTION:An external lead-out wire 4 is set in the lead groove part 2, and the resin poured from a gate part 3 comes into an filled up a cavity part 1. The filled-up resin is oozed out from the gap of a lead groove 2a and the external lead-out wire 4 by a capillary action, and flows into a burr-stopping groove 9. As the burr-stopping groove 9 is formed deeper than the lead groove 2 and the gap between the external lead-out wire 4 and the burr-stopping groove 9 is widely formed, the resin flowed into the burr-stopping groove 9 is not flowed out into the lead groove 2, and said resin is collected and solidified there, thereby allowing the burr adhering to the external lead-out wire to have the length l2 of 1.0mm. or less. Also, as a draw angle is provided in the burr-stopping groove 9, the thickly-formed burr 7 collected in the burr-stopping groove 9 is adhered to the external lead-out wire 4 easily, thereby enabling to prevent the burr from remaining in the burr-stoping groove 9.

Description

【発明の詳細な説明】 この発明は、半導体(θJ脂封止月1金型の改良に関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an improvement of a semiconductor (θJ fat-sealed mold).

第1図は従来のトランジスタ樹脂:l”j+1−用下金
型の斜視図である。なお、説明の都合上従来例、実施例
ともl・ランジスタ樹脂封止用金型において下金型を例
にとり説明する。第2図は第1図の金型を使用して樹脂
封+)I−たトランジスタのが)親図、第3図は第2図
の平面図である。こ11らの図において、1はトランジ
スタ樹脂封止川下金型のキャビティ部、2はリード溝部
であり、外部引出tV−ドを案内する部分である。なお
、2aは内側の各リード溝、2bは外側の各リード溝を
示す。3はゲート部であり、ここより樹脂が注入されキ
ャビティ部1に入る。4は半導体の外部引出しjJ −
ド、5はb11記外部引出しリード4に発生するパリを
止めるためのパリ止め溝、6は前記下金型のキャビティ
部1と上金型のキャビティ部(図示せずうにより樹脂封
止さ1また樹脂封止部、1はI¥+1紀パリ止め溝5V
c出1こ厚バリ、8は前記外部引出し、リード4がリー
ド溝部2と接している部分に発生しfこ薄バリである。
FIG. 1 is a perspective view of a conventional lower mold for transistor resin: l"j+1-. For convenience of explanation, both the conventional example and the embodiment use the lower mold as an example of a mold for encapsulating l/transistor resin. Fig. 2 is a parent view of a transistor sealed with resin using the mold shown in Fig. 1, and Fig. 3 is a plan view of Fig. 2. In the figure, 1 is the cavity part of the transistor resin-sealed downstream mold, 2 is the lead groove part, which is a part that guides the external lead tV-do.In addition, 2a is each inner lead groove, and 2b is each outer lead. The groove is shown. 3 is the gate part from which the resin is injected and enters the cavity part 1. 4 is the external drawer of the semiconductor jJ -
Denoted by 5 is a deformation groove for stopping deformation occurring in the external lead 4 described in b11, and denoted by 6 is a cavity part 1 of the lower mold and a cavity part of the upper mold (resin-sealed 1 by means of not shown). In addition, the resin sealing part, 1 is I ¥ + 1 period Paris stopper groove 5V
A thick burr 8 is formed on the external drawer and a portion where the lead 4 contacts the lead groove 2, and a thin burr 8 is formed.

従来の半導体1tj4脂封止用金型は以上のよ5【て(
jり成さtlている。以下、この半導体弼脂J’ll止
用金型の使用態様について説明する。
The conventional semiconductor 1tj4 fat sealing mold is as described above.
It's been a long time since I've been in the middle of a long time. Hereinafter, the manner of use of this semiconductor resin J'll fixing mold will be explained.

リード溝部2に外部引出しリード4をセノトシ、ゲート
部3よりθ−人さ才1−1こ樹脂が下金型のキャビディ
部1および上金型のキヤシー7−イ部番C入り充填され
る。しかる匠」−dlの」−5に従来の樹脂封止金型で
は外部引出しリ−h’ 4の厚さのばらつきイー゛、金
型のKN lff1により外部引出しり一部4の面と上
The lead groove 2 is filled with the external lead 4, and the resin is filled from the gate part 3 into the cavity part 1 of the lower mold and the case 7-A part number C of the upper mold. However, in the conventional resin sealing mold, the thickness of the external drawer 4 is uneven, and due to the KNlff1 of the mold, the surface and top of the external drawer part 4 are slightly different.

下金型のリード溝部2との間に間隙が発生し樹脂封止時
、毛π11管現象等により外部引出しり一部4とυ″−
ド溝2aと接し”〔いる部分、lり樹脂が流出し、大部
分の461脂はパリ止めS 5 K流入するが、千−ル
ド条f+、樹脂特性等の変動により一部の樹脂は毛細管
現象によりリー ド溝2bまで流れ、外部引出(2リ−
ド4に付着する。
A gap is created between the lead groove part 2 of the lower mold and when sealing with resin, the external drawer part 4 and υ''- due to the capillary π11 tube phenomenon etc.
In the part that is in contact with the door groove 2a, the resin flows out, and most of the 461 resin flows into the stopper S5K, but due to fluctuations in the thousand-hard thread f+, resin properties, etc., some of the resin flows into the capillary tube. Due to this phenomenon, it flows to the lead groove 2b, and the external drawer (2 leads
It adheres to the dome 4.

この付着し、1こへケバリ8の長さし樹脂封止部6端部
からの寸法〕/I が−t(11と(2゛cブリ/ト基
板ノリさく通常1.5ml+1程度であり、以下の説明
υCおいてはプリント基板厚さが1.5 mm O)も
のとして説明する)の1.5 m m以」−にf、cる
と、はんだ付性を保r(+jる1こめの主便な1−il
l ’i’f装因の一つでに1す、多大の労力をかげ除
去しj[け才1ばならブfい。ま1こ、パリ止め溝5に
ηを人しTこ(=7バリ7はハリ止め溝5に残存するこ
とがあり、JVバリ1がハIJ 、d−め溝5に残存す
11げ除去しなけt’tげならず、製造上程の自動化等
K t、+いて作!二件の低下となる欠点があつ7j。
After this adhesion, the length of the burr 8 and the dimension from the end of the resin sealing part 6]/I is -t(11) and (2゛c/print board paste is usually about 1.5 ml + 1, In the following explanation υC, the printed circuit board thickness is 1.5 mm. The main 1-il
I'd have to spend a great deal of effort to eliminate one of the factors, and if I had the talent, I wouldn't have done it. 1, insert η into the burr groove 5 (= 7 burr 7 may remain in the burr groove 5, remove JV burr 1, remove 11 remaining in d groove 5) We must not give up and automate the manufacturing process, etc. 7j has two drawbacks.

この発明は、上記の欠点を除去−14)八−め(Cなさ
れTmもので、パリ止め溝をリードnゲ」:り探り−(
ることにより毛細管現象等による薄・(りの発生を・少
なくし、ま1−、パリ止め溝に抜勾配を設けることによ
り、パリ11−め溝の中の厚パリの残存り防1](る」
、5にしfこ半導体樹脂封11す11金型をPt供−t
()にとを目的とするものである。以下()1面を用い
rこの発明を説明−する。
This invention eliminates the above-mentioned drawbacks.
This reduces the occurrence of thin flakes due to capillary action, etc., and by providing a draft angle in the flashing groove, it prevents thick flakes from remaining in the groove. "ru"
, 5, semiconductor resin sealing 11 and 11 molds were provided with Pt.
The purpose is to (). This invention will be explained below using the first page.

第4図〜第7図はこのシれ明の一実施VIJを示ゴーも
ので゛、第4図はl−ランフ2スタ(・)4脂1j止川
金型の斜視図、第5図は第4図のA−A世1・でよる1
01面図、第6図は第4図のトラ:y)スタ4()ノ脂
J’J 、tL、 Jtl金型を便用し、て1貨4脂」
1止しfこトラ7ジスタの旧7見し1.第7図は第6図
の外部引出しリードの部分l破断[−Tこ1111面図
−Cある。
Figures 4 to 7 show one implementation VIJ of this screening. Figure 4 is a perspective view of the l-lump 2 star (・) 4 fat 1j stop river mold, and Figure 5 is a perspective view of the die. Fig. 4 A-A 1. According to 1.
The 01 side view and Figure 6 are made using the molds shown in Figure 4.
1 stop f Kotora 7 jista's old 7 view 1. FIG. 7 is a partially broken view of the external drawer lead in FIG. 6 [-T].

この発明の実施例における金型の改良し7だハリ止め溝
9の形状は、第4図、第5図に示1−15にリードrP
1部2より深く、まムコ1抜勾配9aを設けたものであ
り、寸法は第5図に示すように設定し5八二。すなわ【
)、第5図において、リード溝2aの上端と・ヤヤヒi
イ部1との間の幅〜V、の寸法が長いと薄バリ8が長く
なり、短いと金型の身命が短くなるため〜V、=0.5
mm+ パリ止め溝9の上方開口部の幅W2の寸法は薄
バリ8の長さをw2−1.0mm以下に″「るため0.
5 m m + パリ止め溝9の底部の幅W、の寸法は
パリ1トめ溝90両側面に抜勾配9aを設けるためW3
70.3 mm 、パリ止め溝9の、トさt。の寸法は
、外部引出しリード4の厚みtlにtl、 l mm 
?:加えた司法t0= t、 +0.1mmとしムニ。
The shape of the improved mold groove 9 in the embodiment of the present invention is shown in FIGS. 4 and 5, and the lead rP
The part 1 is deeper than the part 2 and has a draft angle 9a of the bulge 1, and the dimensions are set as shown in Fig. 5. Sunawa [
), in Fig. 5, the upper end of the lead groove 2a and the
If the dimension of the width ~V between A part 1 is long, the thin burr 8 will be long, and if it is short, the life of the mold will be shortened, so ~V, = 0.5
mm+ The width W2 of the upper opening of the flash stopper groove 9 is set to 0.0 mm to keep the length of the thin burr 8 below w2-1.0 mm.
The dimension of 5 mm + width W of the bottom of the stopper groove 9 is W3 in order to provide the draft angle 9a on both sides of the stopper groove 90.
70.3 mm, the height of the stopper groove 9. The dimensions are the thickness tl of the external drawer lead 4, tl, l mm
? : Added judicial t0 = t, +0.1mm and muni.

上記の、15に(]゛q成さ旧1こ金型(ておいては、
リード溝部2に外部引出しり一 ド4を化ノドし、グー
1部3より注入さ11定樹脂が・1−ヤヒラ・イ部1に
入り充填さ才する。光jI′tさ才1.た41)J脂は
リード溝2aと外部引出しり一部40間隙から毛細管現
象等によりにじみ出U7、パリ止め(49K流入さ1す
る。パリ止め溝9はリー  ドrR部2より深く、外部
引出しリード4どバリ1トめfi’t 9との間隙か大
きいT二めパリ1)−め溝9に流入した樹脂けり一 F
満25にがC5出−することなく、パリ止め?149匠
ムーf′)て凝固−するので外部引出しリードに刺着す
るパリの長さ/2が1.0mrn以下になる。また、パ
リ1(−め溝9匠1こまつrsJiツバリフもパリ止め
溝9 K抜勾配9 a %4設(tであるTこめ容易に
外部引出しり一14υで伺7fイ(,5てハリ止め溝9
内にハリが残存しない。
In the above, 15 ()
The external drawer 4 is poured into the lead groove 2, and the constant resin injected from the 1st part 3 enters the 1st part 1 and is filled. Light 1. 41) The J fat oozes out from the gap between the lead groove 2a and the external drawer part 40 due to capillary action, etc. U7, and prevents flashing (49K flows in). 4. The gap with the first burr fi't 9 is large. The second burr 1) - The resin that has flowed into the groove 9.
Can you stop Paris without C5 coming out at full 25? 149 Takumi f') and coagulates, so the length/2 of the wire stuck to the external lead is 1.0 mrn or less. In addition, the Paris 1 (-Me groove 9 Takumi 1 Komatsu rs Ji Tsubarifu also has the Paris stop groove 9 K draft angle 9 a % 4 setting (t) and the external drawer 14υ can be easily opened with the external drawer 14υ 7F (,5 Groove 9
There is no firmness left inside.

なtri、上記実施例ではトランジスタ+b+脂4”J
 tit lτついて説明したが、その他の樹1指Jづ
重用金型1・(おいても利用できる。
In the above example, transistor +b + fat 4"J
Although we have explained about the above-mentioned mold, it can also be used for other heavy-duty molds.

以」二謬明(−1たようVこの発明は、半導体イタj脂
1・111−用金型のパリ止め溝の深さをリー ド?7
// 、Jり深く形成し、flこ、抜勾配を設けf(、
(7じC1夕1部引出しリードにイ・1着しムニハリの
長さを従来まり蝮くおさえる。Zとができる。rFムニ
、ハリ止め(11’!にI’l 、べりが残存り、、 
lxいよ5に除去−する、−とが(きイ)ので、外部引
出し、リードのけんだ(;Iけ性が、1: (〕j、す
、かつ製造工程の自動化等において作業性の向上がはか
オlる利点を41才る。
This invention leads the way in the depth of deburring grooves in molds for semiconductor fabrication 1.111-7
// , J is formed deeply, fl , draft is provided f (,
(I put it on the 1st part drawer lead of 7th C1, and the length of the munihari is kept in check. ,
1: (1: ()) It is possible to remove external drawers and lead wires (1: () and improve workability in automation of manufacturing processes, etc.). Being 41 years old has many advantages.

4 図面の筒中I、r説、明 第1図は従来のトランジスタi’iJ脂」」土用トー金
型の斜祈12!1、第21ソ目ま、第1図の金型を使用
してF″11脂封止しf:Iう゛/レジスタ斜視図、第
3図は第2図の平面図、第4誠1〜第7図はこの発明の
一実施例を示すもので、第4図はトランジスタ樹脂刊止
用ト金型の斜t*、 :ソ1、第5図は第4図のA−A
線による断面1ツ)、第6図は第4図の金型を使用して
樹脂封止したトラン)人夕の斜視図、第7図は第6図の
外部引出しリードのiτへ分ケ破断し1こ側面図である
4 The cylinders I and R in the drawing, and the light Figure 1, are the conventional transistor i'iJ resin. FIG. 3 is a plan view of FIG. 2, and FIG. 4 shows an embodiment of the present invention. The figure shows the diagonal t* of the mold for sealing the transistor resin.
Figure 6 is a perspective view of a transformer resin-sealed using the mold shown in Figure 4, and Figure 7 is a section of the external drawer lead shown in Figure 6 broken into iτ. It is a side view.

IIχ)中、1け髪−ヤヒフーイ部、2はリード溝部、
3はり’−1・部、4は外部引出シ、リード、6は樹脂
封止部、7は厚パリ、8は薄・・す、9はパリIFめj
i’/、9aは抜勾醒、で、?−)る。なお、図中の同
−j3’ +4は同−寸f、−(主相当部分を示−[。
IIχ) Inside, 1 is the hair-yahihui part, 2 is the lead groove part,
3 beam'-1 part, 4 is external drawer, lead, 6 is resin sealing part, 7 is thick Paris, 8 is thin..., 9 is Paris IF Mej
i'/, 9a is overdraft, and? −). In addition, -j3' +4 in the figure indicates the same - dimension f, -(main equivalent part -[.

代理人  葛 +1)f 信 −(外1名ン第1図 第4図 第5図Agent Kuzu +1) f Shin - (1 other person Figure 1) Figure 4 Figure 5

Claims (1)

【特許請求の範囲】[Claims] 半導体を樹脂封止するキャビティ部と前記半導体の外部
引出しリードを案内するリード溝部と樹脂を注入するゲ
ート部と前記外部引出しリードに発生する前記樹脂のパ
リを短くするためのパリ止め溝からブjる半2.す体樹
脂封止用金型において、前記パリ止め溝の深さを前記リ
ード溝部の深さより深くし、また、前記パリ止め溝内に
流入した前記樹脂を除去イる1こめ前記パリ止め11り
の両側面に抜勾配を設けたことを特徴とする半211体
樹脂制止用金型。
A cavity part for sealing the semiconductor with resin, a lead groove part for guiding the external lead of the semiconductor, a gate part for injecting the resin, and a flash stopper groove for shortening the resin flash generated in the external lead lead. Ruhan 2. In the resin sealing mold, the depth of the deburring groove is made deeper than the depth of the lead groove, and the detent 11 is removed once the resin that has flowed into the detent groove is removed. A half-211 resin restraining mold characterized by having draft angles on both sides.
JP15440982A 1982-09-02 1982-09-02 Molding mold for semiconductor resin sealing Pending JPS5943530A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15440982A JPS5943530A (en) 1982-09-02 1982-09-02 Molding mold for semiconductor resin sealing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15440982A JPS5943530A (en) 1982-09-02 1982-09-02 Molding mold for semiconductor resin sealing

Publications (1)

Publication Number Publication Date
JPS5943530A true JPS5943530A (en) 1984-03-10

Family

ID=15583514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15440982A Pending JPS5943530A (en) 1982-09-02 1982-09-02 Molding mold for semiconductor resin sealing

Country Status (1)

Country Link
JP (1) JPS5943530A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2667441A1 (en) * 1990-09-27 1992-04-03 Sgs Thomson Microelectronics MOLDING PROCESS FOR INTEGRATED AND MOLDED CIRCUIT BOXES.

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS519777A (en) * 1974-07-09 1976-01-26 Shoichi Takagi ONPANYORU BISEIBUTSUNO HATSUKO SOKUSHINHO
JPS52123874A (en) * 1976-04-09 1977-10-18 Mitsubishi Electric Corp Producing device for plastic molded type semiconductor devices

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS519777A (en) * 1974-07-09 1976-01-26 Shoichi Takagi ONPANYORU BISEIBUTSUNO HATSUKO SOKUSHINHO
JPS52123874A (en) * 1976-04-09 1977-10-18 Mitsubishi Electric Corp Producing device for plastic molded type semiconductor devices

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2667441A1 (en) * 1990-09-27 1992-04-03 Sgs Thomson Microelectronics MOLDING PROCESS FOR INTEGRATED AND MOLDED CIRCUIT BOXES.

Similar Documents

Publication Publication Date Title
DE102011086312B4 (en) Method for producing a semiconductor device
JPS5943530A (en) Molding mold for semiconductor resin sealing
DE112006003664T5 (en) Production of a QFN package for an integrated circuit
JPS614234A (en) Resin molding method of semiconductor element and semiconductor lead frame
JPH01753A (en) Lead frame for burr-free insert molding and its manufacturing method
DE112021007581T5 (en) METHOD FOR FORMING A SURFACE MOUNT INTEGRATED CIRCUIT HOUSING WITH SOLDER OPTIMIZED LEADFRAME CONNECTORS
JPS60180126A (en) Manufacture of semiconductor device
JPS6025240A (en) Electronic device using lead frame having integrated molded hole unit and method of producing same
US11417541B2 (en) Protection from metal migration on IC packages
KR930014936A (en) Leadframe device
JPS61144033A (en) Method of molding resin for sealing semiconductor device
JPH0126110Y2 (en)
JP2589184B2 (en) Method for manufacturing semiconductor device
JPS63237422A (en) Manufacture of resin mold semiconductor
JPS59150459A (en) Lead frame
JP2716252B2 (en) Method for manufacturing semiconductor device
JPS59101842A (en) Resin sealing metal mold
KR960000467Y1 (en) Lead gaid structure of package precision
JP2954993B2 (en) Mold for resin-encapsulated semiconductor device
JPS5938049Y2 (en) Mold die lower die chain block
JPS58223357A (en) Cut shaping die
KR0122888Y1 (en) Mold used for semiconductor package forming
JPH0510360Y2 (en)
JP2560194B2 (en) Method of manufacturing packaged semiconductor device
JPS553928A (en) Method of removing resin burr and metal mold