JPS5931735B2 - デ−タ処理システムのための中央処理装置 - Google Patents
デ−タ処理システムのための中央処理装置Info
- Publication number
- JPS5931735B2 JPS5931735B2 JP53132101A JP13210178A JPS5931735B2 JP S5931735 B2 JPS5931735 B2 JP S5931735B2 JP 53132101 A JP53132101 A JP 53132101A JP 13210178 A JP13210178 A JP 13210178A JP S5931735 B2 JPS5931735 B2 JP S5931735B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- memory
- subroutine
- instruction
- processing unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
- G06F9/30054—Unconditional branch instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
- G06F9/4484—Executing subprograms
- G06F9/4486—Formation of subprogram jump address
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US84541677A | 1977-10-25 | 1977-10-25 | |
US000000845416 | 1977-10-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5484945A JPS5484945A (en) | 1979-07-06 |
JPS5931735B2 true JPS5931735B2 (ja) | 1984-08-03 |
Family
ID=25295191
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53132101A Expired JPS5931735B2 (ja) | 1977-10-25 | 1978-10-25 | デ−タ処理システムのための中央処理装置 |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPS5931735B2 (enrdf_load_stackoverflow) |
AU (1) | AU517948B2 (enrdf_load_stackoverflow) |
CA (1) | CA1112368A (enrdf_load_stackoverflow) |
DE (1) | DE2846521A1 (enrdf_load_stackoverflow) |
FR (1) | FR2407521B1 (enrdf_load_stackoverflow) |
GB (1) | GB2007891B (enrdf_load_stackoverflow) |
IT (1) | IT1192334B (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU634781B2 (en) * | 1990-04-27 | 1993-03-04 | Digital Equipment Corporation | Normalizer |
WO1996008763A2 (en) * | 1994-09-16 | 1996-03-21 | Philips Electronics N.V. | Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller |
DE10245367A1 (de) * | 2002-09-27 | 2004-04-15 | Infineon Technologies Ag | Prozessor mit expliziter Angabe über zu sichernde Informationen bei Unterprogrammsprüngen |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3614741A (en) * | 1970-03-23 | 1971-10-19 | Digital Equipment Corp | Data processing system with instruction addresses identifying one of a plurality of registers including the program counter |
US3614740A (en) * | 1970-03-23 | 1971-10-19 | Digital Equipment Corp | Data processing system with circuits for transferring between operating routines, interruption routines and subroutines |
US3710324A (en) * | 1970-04-01 | 1973-01-09 | Digital Equipment Corp | Data processing system |
US3999163A (en) * | 1974-01-10 | 1976-12-21 | Digital Equipment Corporation | Secondary storage facility for data processing systems |
US4041462A (en) * | 1976-04-30 | 1977-08-09 | International Business Machines Corporation | Data processing system featuring subroutine linkage operations using hardware controlled stacks |
-
1978
- 1978-10-24 IT IT69442/78A patent/IT1192334B/it active
- 1978-10-25 AU AU41038/78A patent/AU517948B2/en not_active Expired
- 1978-10-25 CA CA314,209A patent/CA1112368A/en not_active Expired
- 1978-10-25 FR FR7830342A patent/FR2407521B1/fr not_active Expired
- 1978-10-25 DE DE19782846521 patent/DE2846521A1/de active Granted
- 1978-10-25 JP JP53132101A patent/JPS5931735B2/ja not_active Expired
- 1978-10-25 GB GB7841839A patent/GB2007891B/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE2846521C2 (enrdf_load_stackoverflow) | 1991-11-14 |
FR2407521A1 (fr) | 1979-05-25 |
AU4103878A (en) | 1980-05-01 |
IT7869442A0 (it) | 1978-10-24 |
FR2407521B1 (fr) | 1988-02-05 |
GB2007891A (en) | 1979-05-23 |
IT1192334B (it) | 1988-03-31 |
AU517948B2 (en) | 1981-09-03 |
JPS5484945A (en) | 1979-07-06 |
DE2846521A1 (de) | 1979-04-26 |
CA1112368A (en) | 1981-11-10 |
GB2007891B (en) | 1982-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5931734B2 (ja) | 特別のオペランド指定子を持つた命令を実行する中央処理装置 | |
US4236206A (en) | Central processor unit for executing instructions of variable length | |
US4395758A (en) | Accelerator processor for a data processing system | |
US4926317A (en) | Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses | |
US4620275A (en) | Computer system | |
US4338663A (en) | Calling instructions for a data processing system | |
US4524416A (en) | Stack mechanism with the ability to dynamically alter the size of a stack in a data processing system | |
US4648034A (en) | Busy signal interface between master and slave processors in a computer system | |
US5218712A (en) | Providing a data processor with a user-mode accessible mode of operations in which the processor performs processing operations without interruption | |
US4361868A (en) | Device for increasing the length of a logic computer address | |
JPS5911943B2 (ja) | デ−タ処理装置の為のトラツプ機構 | |
EP0297893A2 (en) | Apparatus and method for recovering from page faults in vector data processing operations | |
US5150468A (en) | State controlled instruction logic management apparatus included in a pipelined processing unit | |
EP0328721A2 (en) | Dynamic multiple instruction stream multiple data multiple pipeline floatingpoint unit | |
US4241399A (en) | Calling instructions for a data processing system | |
JPH0517588B2 (enrdf_load_stackoverflow) | ||
US4812972A (en) | Microcode computer having dispatch and main control stores for storing the first and the remaining microinstructions of machine instructions | |
US4791560A (en) | Macro level control of an activity switch in a scientific vector processor which processor requires an external executive control program | |
US3623158A (en) | Data processing system including nonassociative data store and associative working and address stores | |
JP2638581B2 (ja) | 命令及びオペランドをプロセッサに提供する取り出し機構 | |
JPS5931733B2 (ja) | 可変長さの命令を実行する中央処理装置 | |
JPS5931735B2 (ja) | デ−タ処理システムのための中央処理装置 | |
GB1570510A (en) | Micro-programme controlled data processing systems | |
CA1302579C (en) | Apparatus and method for providing an extended processing environment on nonmicrocoded data processing system | |
CA1302580C (en) | Apparatus and method for using lockout for synchronization of access to main memory signal groups in a multiprocessor data processing system |