CA1112368A - Calling instructions for a data processing system - Google Patents

Calling instructions for a data processing system

Info

Publication number
CA1112368A
CA1112368A CA314,209A CA314209A CA1112368A CA 1112368 A CA1112368 A CA 1112368A CA 314209 A CA314209 A CA 314209A CA 1112368 A CA1112368 A CA 1112368A
Authority
CA
Canada
Prior art keywords
subroutine
memory
instruction
register
central processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA314,209A
Other languages
English (en)
French (fr)
Inventor
Richard F. Lary
David P. Rodgers
Steven H. Rothman
William D. Strecker
Thomas N. Hastings
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of CA1112368A publication Critical patent/CA1112368A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30054—Unconditional branch instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms
    • G06F9/4486—Formation of subprogram jump address

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
CA314,209A 1977-10-25 1978-10-25 Calling instructions for a data processing system Expired CA1112368A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US84541677A 1977-10-25 1977-10-25
US845,416 1992-03-03

Publications (1)

Publication Number Publication Date
CA1112368A true CA1112368A (en) 1981-11-10

Family

ID=25295191

Family Applications (1)

Application Number Title Priority Date Filing Date
CA314,209A Expired CA1112368A (en) 1977-10-25 1978-10-25 Calling instructions for a data processing system

Country Status (7)

Country Link
JP (1) JPS5931735B2 (enrdf_load_stackoverflow)
AU (1) AU517948B2 (enrdf_load_stackoverflow)
CA (1) CA1112368A (enrdf_load_stackoverflow)
DE (1) DE2846521A1 (enrdf_load_stackoverflow)
FR (1) FR2407521B1 (enrdf_load_stackoverflow)
GB (1) GB2007891B (enrdf_load_stackoverflow)
IT (1) IT1192334B (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU634781B2 (en) * 1990-04-27 1993-03-04 Digital Equipment Corporation Normalizer
WO1996008763A2 (en) * 1994-09-16 1996-03-21 Philips Electronics N.V. Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller
DE10245367A1 (de) * 2002-09-27 2004-04-15 Infineon Technologies Ag Prozessor mit expliziter Angabe über zu sichernde Informationen bei Unterprogrammsprüngen

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614741A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with instruction addresses identifying one of a plurality of registers including the program counter
US3614740A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with circuits for transferring between operating routines, interruption routines and subroutines
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
US4041462A (en) * 1976-04-30 1977-08-09 International Business Machines Corporation Data processing system featuring subroutine linkage operations using hardware controlled stacks

Also Published As

Publication number Publication date
DE2846521C2 (enrdf_load_stackoverflow) 1991-11-14
FR2407521A1 (fr) 1979-05-25
AU4103878A (en) 1980-05-01
IT7869442A0 (it) 1978-10-24
FR2407521B1 (fr) 1988-02-05
JPS5931735B2 (ja) 1984-08-03
GB2007891A (en) 1979-05-23
IT1192334B (it) 1988-03-31
AU517948B2 (en) 1981-09-03
JPS5484945A (en) 1979-07-06
DE2846521A1 (de) 1979-04-26
GB2007891B (en) 1982-09-08

Similar Documents

Publication Publication Date Title
US4241397A (en) Central processor unit for executing instructions with a special operand specifier of indeterminate length
US4236206A (en) Central processor unit for executing instructions of variable length
US4338663A (en) Calling instructions for a data processing system
US4395758A (en) Accelerator processor for a data processing system
US4975836A (en) Virtual computer system
US5218712A (en) Providing a data processor with a user-mode accessible mode of operations in which the processor performs processing operations without interruption
US4241399A (en) Calling instructions for a data processing system
CA1103368A (en) Task handling apparatus for a computer system
US4574349A (en) Apparatus for addressing a larger number of instruction addressable central processor registers than can be identified by a program instruction
US4394725A (en) Apparatus and method for transferring information units between processes in a multiprocessing system
RU2137184C1 (ru) Отображение с помощью мультинаборов команд
US4814975A (en) Virtual machine system and method for controlling machines of different architectures
CA1223371A (en) System for by-pass control in pipeline operation of computer
US5889982A (en) Method and apparatus for generating event handler vectors based on both operating mode and event type
US5341482A (en) Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
EP0148478B1 (en) A data processor with control of the significant bit lenghts of general purpose registers
US20050268071A1 (en) Facilitating management of storage of a pageable mode virtual environment absent intervention of a host of the environment
JPH0844557A (ja) データ処理装置
EP0525831B1 (en) Method and apparatus for enabling a processor to coordinate with a coprocessor in the execution of an instruction which is in the intruction stream of the processor.
CA1112368A (en) Calling instructions for a data processing system
CA1114515A (en) Central processor unit for executing instructions of variable length
US5278840A (en) Apparatus and method for data induced condition signalling
EP0297891A2 (en) Apparatus and method for main memory unit protection using access and fault logic signals
EP0061586A2 (en) Data processing apparatus with extended general purpose registers
US4994961A (en) Coprocessor instruction format

Legal Events

Date Code Title Description
MKEX Expiry