JPS59232492A - Method of producing multilayer printed circuit board - Google Patents

Method of producing multilayer printed circuit board

Info

Publication number
JPS59232492A
JPS59232492A JP10686883A JP10686883A JPS59232492A JP S59232492 A JPS59232492 A JP S59232492A JP 10686883 A JP10686883 A JP 10686883A JP 10686883 A JP10686883 A JP 10686883A JP S59232492 A JPS59232492 A JP S59232492A
Authority
JP
Japan
Prior art keywords
wiring pattern
wiring
metal foil
hole
multilayer printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10686883A
Other languages
Japanese (ja)
Inventor
徹 樋口
村上 久男
武司 加納
慧 森本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP10686883A priority Critical patent/JPS59232492A/en
Publication of JPS59232492A publication Critical patent/JPS59232492A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 [技術分野] 本発明は多層印刷配線板の製造方法に関するものである
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to a method for manufacturing a multilayer printed wiring board.

し背景技術] 従来、多層印刷配線板を製造するにあたっては、表裏両
面に配線パターシが形成されスルーホール内の導電材料
で表裏面の配線パターンを電気接続した両面スルーホー
ル配線基板を複数枚積層酸形することによって形成して
いたが、この方法テは多層の配線パターンを形成するに
はその数だけの配線基板全積層しなければならず多層印
刷配線基板の厚みが非道に厚くなるという欠依があった
し発明の目的] 本発明は上記の軸に鑑みて成されたものであって、多層
の配線パターン全形成したにもがかわらず厚さを薄くす
ることができる多層印刷配線板の製造方法全提供するこ
と全目的とするものである[発明の開示] すなわち、不発準1は表裏両面に第1の配線パターン(
1]が形成され第1のスルーホール+21内に形成した
導電材料(3)で表裏Ilの配線パターンillが接続
された配線基板(4)の少なくとも一方の面に、第2の
スルーホール(5)が穿孔された電気絶縁層付金属箔(
6)を金属箔(7)が表面側にくるように重ねて積層一
体化すると共に第2のスルーホール(5)金弟1の配線
パターンi11位tfffに合わせ、次いで金属箔(7
)の表面に保論層金弟2のスルーホール(5)を含むパ
ターン形状に塗布し、エツチングにて金属箔(7)に第
2の配線パターン(9)全形成し、その後保護層を除去
した後掲2のスルーホール(5)内に導電材料[0)を
充填してIJllの配線パターン(1)と第2の配線パ
ターシ(9)と全電気的に接続することを特徴とする多
層印刷配線板の製造方法により上記目的を達成したもの
である。
[Background technology] Conventionally, in manufacturing multilayer printed wiring boards, multiple double-sided through-hole wiring boards, in which wiring patterns are formed on both the front and back sides and the wiring patterns on the front and back sides are electrically connected using conductive material in the through-holes, are laminated. However, this method has the disadvantage that in order to form a multilayer wiring pattern, it is necessary to laminate all the wiring boards for the same number of layers, making the thickness of the multilayer printed wiring board extremely thick. [Object of the Invention] The present invention has been made in view of the above-mentioned axis, and provides a multilayer printed wiring board that can be made thinner even though the entire multilayer wiring pattern is formed. [Disclosure of the Invention] In other words, the unexploded standard 1 has a first wiring pattern (
A second through hole (5 ) perforated metal foil with an electrically insulating layer (
6) are stacked so that the metal foil (7) is on the front side, and the metal foil (7) is stacked and integrated, and the second through hole (5) is aligned with the wiring pattern i11 position tfff of the second through hole (5).
) on the surface of the metal foil (7) in a pattern shape including the through-holes (5) of the metal foil (7), etching to completely form the second wiring pattern (9), and then remove the protective layer. A multilayer device characterized in that the through hole (5) shown below in 2 is filled with a conductive material [0] to fully electrically connect the wiring pattern (1) of the IJll and the second wiring pattern (9). The above object has been achieved by a method for manufacturing a printed wiring board.

以下本発明を実施例により詳述する。配線基板(4)は
樹脂基板(lりの表裏両面に第1の配線パターシill
 il+を形成すると共に樹脂基板(11)に穿孔され
た第1のスルーホール(2)内に形成しためつき等の導
電材料(3)で表裏の配線バク−′シill II+全
電気的に接続して形成してあり、この配線基板(2)の
両面に第1図(b)に示すように第2のスルーホール(
5)が穿孔され1c電気絶縁層付金属箔(6)全金属箔
(7)が表面側にくるように重ねて和層一体化すると共
に第20スルーホール(5)を第1の配線パターンi1
1位置に合わせる。ここで、電気絶縁層Q31としては
樹脂塗布層やづリプレジ等で形成することができる。次
に、金属箔(7)の表向に保護層(図示せず)を第2の
スルーホール(5)ヲ含むようにパターン形状に塗布す
る。保護層としては、エツチングレジストを塗布して形
成しても良くまたは熱可塑性のフィルムを用いたテンテ
ィングに裏って形成するようにしても良い。このように
してスルーホールランドを保投層で保護した後、次にエ
ツチングにて金属箔(7)に第2の配線パターシ(9)
を形成する。その後金属箔(7)表面及び第2のスルー
ホール(5i内の保護層を除去し次いで第2のスルーホ
ール[5i内に半田や導電ペースト等の導電材料00)
を充填して第1の配線パターン+11と第2の配線パタ
ーン(9)とを電気的に接続するのである。
The present invention will be explained in detail below with reference to Examples. The wiring board (4) is a resin board (with a first wiring pattern on both the front and back sides).
At the same time, the front and back wiring back-' ill + is electrically connected using a conductive material (3) such as a blind formed in the first through hole (2) drilled in the resin substrate (11). As shown in FIG. 1(b), second through holes (
5) is perforated and the 1c metal foil with electrical insulating layer (6) is stacked so that the entire metal foil (7) is on the front side to integrate the sum layer, and the 20th through hole (5) is connected to the first wiring pattern i1.
Align to position 1. Here, the electrical insulating layer Q31 can be formed of a resin coating layer, a resin coating, or the like. Next, a protective layer (not shown) is applied to the surface of the metal foil (7) in a pattern so as to include the second through holes (5). The protective layer may be formed by applying an etching resist, or may be formed behind tenting using a thermoplastic film. After protecting the through-hole land with the protective layer in this way, the second wiring pattern (9) is formed on the metal foil (7) by etching.
form. After that, the surface of the metal foil (7) and the second through hole (the protective layer inside 5i are removed, and then the second through hole [conductive material such as solder or conductive paste 00 inside 5i) is formed.
, to electrically connect the first wiring pattern +11 and the second wiring pattern (9).

しかして、金属箔(7)の表面に保ぬ層を第2のスルー
ホール(5)ヲ含むようにパターン形状に塗布してエツ
チングにて金属箔(7)に第2の配線パターン(9)を
形成し、その後作h(9層全除去した後スルーホール(
6)内に導電材料(10]ケ充填して第1の配線パター
ンil+と第2の配線パターン(9)とを電気的に接続
するようにすることにエリ、配線基板(4)の種類を問
わず、どの種の配線基板(4)であっても簡単に多層配
線を形成することができるものであり、しかも導電材料
(10)を@接スルーホール(5)内に光契して接続す
るものであるから信頼性が高いものでおり、址ためつき
用の設備等も不要で安価に製造することができるもので
ある。さらに、配線基板(4)に比して厚みの薄い電気
絶縁層付金属箔(6)全積層することによって配線パタ
ーン(9)が形成できるので、電気絶縁層付金属箔(6
)を多数枚積層して多層の配線パターンtll I91
 ’(c’影形成たとしても多層印刷配線板の厚み全薄
くすることができるものでろる。
Then, a layer is applied to the surface of the metal foil (7) in a pattern shape so as to include the second through hole (5), and etched to form a second wiring pattern (9) on the metal foil (7). After that, after removing all 9 layers, through holes (
6) The type of the wiring board (4) is determined by filling the conductive material (10) in the interior to electrically connect the first wiring pattern il+ and the second wiring pattern (9). Regardless of the type of wiring board (4), multilayer wiring can be easily formed, and the conductive material (10) can be connected by optically connecting it to the through hole (5). It is highly reliable because it is a circuit board, and it can be manufactured at low cost because it does not require any equipment for mounting.Furthermore, the electrical insulation is thinner than the wiring board (4). The wiring pattern (9) can be formed by fully laminating the layered metal foil (6).
) to create a multilayer wiring pattern tll I91
'(c') Even if the shadow is formed, the thickness of the multilayer printed wiring board can be completely reduced.

なお、第2図は他の実施例を示したもので、基板として
金属芯材(I4の表面に絶縁層(15) ’に波器した
金属ベース基板(J4)を使用したものである。このも
のにあっては、れlい絶縁層o:u5+とあわせて放熱
性の良い多層印刷配線板を得ることができるものである
。また、ff13図の実施例は基板をフィルムベース基
板(16)で形成したもので、フレ牛シプル多層印刷l
¥線板を得ることができるものである。図中α71は接
着剤でるる。1だ、上記いずれの実施例においても配線
パターン(9)全醍糾基板(4)の両面に形I視するよ
うにしたが片面にのみ形成するようにしても良い。
Note that FIG. 2 shows another embodiment, in which a metal base substrate (J4) with a corrugated insulating layer (15) on the surface of a metal core material (I4) is used as the substrate. In this case, it is possible to obtain a multilayer printed wiring board with good heat dissipation when combined with a thin insulating layer o:u5+.Furthermore, in the embodiment shown in Fig. ff13, the board is a film base board (16). It is formed with a multi-layer printing l
You can get a ¥ wire plate. In the figure, α71 is an adhesive. 1. In each of the above embodiments, the wiring pattern (9) is formed on both sides of the full-strength substrate (4), but it may be formed only on one side.

し発明の効果] 上記のように本発明■す(両面に第1の配線パターンが
形成され第1のスルーホール内に形成した導電材料で表
裏面の配線パターシが接続された配線基板の少なくとも
一方のばI1に、第2のスルーホールが穿孔された電気
絶縁層付金属箔全金属箔が表向側にくるように重ねて粕
層一体化すると共に第2のスルーホールを第1の配線パ
ターン位置に合わせて、次いで金属箔の表向に保護層を
第2のスルーホールを含むパターン形状に塗布し、エッ
チジグにて金属箔に第2の配線パターンを形成し、その
後作砂層を除去した後掲2のスルーホール内に:棉電祠
料全充填して第1の配線パターンと第2の配線パターン
とを電気的に接続したので、配線基板の柚知全問わず多
層配線が容易に形成でき、しかも信頼性が高く丑た安価
に製造することができるものである。しかも、配線基板
に比して厚みの薄い電気絶縁ノ曽付金属箔を積層するこ
とによって配線パターンを形成することができ、厚みの
薄い多層印刷配線板を製造することができるものである
[Effects of the Invention] As described above, the present invention (at least one of the wiring substrates has a first wiring pattern formed on both sides and the wiring patterns on the front and back sides are connected by a conductive material formed in the first through hole). At Noba I1, the metal foil with the electrical insulation layer with the second through hole drilled All metal foil is stacked so that it is on the front side to integrate the lees layer, and the second through hole is connected to the first wiring pattern. According to the position, a protective layer is then applied to the surface of the metal foil in a pattern shape including the second through holes, a second wiring pattern is formed on the metal foil using an etching jig, and then the sand layer is removed. The through-hole shown in Figure 2 is fully filled with the electric abrasive to electrically connect the first wiring pattern and the second wiring pattern, so multilayer wiring can be easily formed regardless of the size of the wiring board. Moreover, it is highly reliable and can be manufactured at low cost.Furthermore, the wiring pattern can be formed by laminating electrically insulating metal foil, which is thinner than the wiring board. This makes it possible to manufacture thin multilayer printed wiring boards.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(aHb)は本発明−実施例の製造法ケ示す一部
切欠断面図、第2図(a)(b)は同上の他の実施例の
一部切欠断面図、第5図(a)(b)は同上のさらに他
の実施例の−!IS切欠り面図である。 il+は第1の配線パターン、(2)は第1のスルーホ
ール、(3)は導電材料、(4)は配線基板、(6)は
第2のスルーホール、(6)は電気絶R層付金属箔、(
7)は金属箔、(9)は第2の配線パターン、(10)
は導電材料である。
FIG. 1(aHb) is a partially cutaway sectional view showing the manufacturing method of the present invention-Embodiment, FIGS. 2(a) and (b) are partially cutaway sectional views of another embodiment of the same, and FIG. a) and (b) are -! of the above-mentioned still other embodiments. It is an IS notch view. il+ is the first wiring pattern, (2) is the first through hole, (3) is the conductive material, (4) is the wiring board, (6) is the second through hole, and (6) is the electrical insulation R layer. Metal foil with (
7) is metal foil, (9) is second wiring pattern, (10)
is a conductive material.

Claims (1)

【特許請求の範囲】[Claims] It+表裏両面に第1の配線パターンが形成され第1の
スルーホール内に形成した導電材料で表裏面の配線パタ
ーンが接続された配線基板の少なくとも一方のff1j
に、第2のスルーホールが穿孔された電気絶縁層付金属
箔を金属箔が表面側にくるように重ねて積層一体化する
と共に第2のスルーホールを第1の配線パターン位置に
合わせ、次いで金PA箔の表面に保護層金弟2のスルー
ホールを含むパターン形状に塗布し、エツチングにて金
属箔に第2の配線パターンを形成し、その後保腹N全除
去した後第2のスルーホール内に導電材料を充填して第
1の配線パターシと第2の配線パターンとを電気的に接
続することを特徴とする多層印刷配線板の製造方法。
It+ ff1j of at least one of the wiring boards on which a first wiring pattern is formed on both the front and back surfaces and the wiring patterns on the front and back surfaces are connected by a conductive material formed in the first through hole.
Then, the metal foil with the electrically insulating layer in which the second through hole has been bored is stacked and integrated so that the metal foil is on the front side, and the second through hole is aligned with the first wiring pattern position, and then A protective layer 2 is coated on the surface of the gold PA foil in a pattern shape including through holes, and a second wiring pattern is formed on the metal foil by etching. 1. A method for manufacturing a multilayer printed wiring board, comprising filling a conductive material inside the board to electrically connect a first wiring pattern and a second wiring pattern.
JP10686883A 1983-06-15 1983-06-15 Method of producing multilayer printed circuit board Pending JPS59232492A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10686883A JPS59232492A (en) 1983-06-15 1983-06-15 Method of producing multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10686883A JPS59232492A (en) 1983-06-15 1983-06-15 Method of producing multilayer printed circuit board

Publications (1)

Publication Number Publication Date
JPS59232492A true JPS59232492A (en) 1984-12-27

Family

ID=14444517

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10686883A Pending JPS59232492A (en) 1983-06-15 1983-06-15 Method of producing multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JPS59232492A (en)

Similar Documents

Publication Publication Date Title
JPH05343855A (en) Multilayer printed wiring board and manufacture thereof
US6586687B2 (en) Printed wiring board with high density inner layer structure
JPH05343856A (en) Multilayer printed wiring board and manufacture thereof
JP3179572B2 (en) Multilayer printed wiring board and method of manufacturing the same
JPS59232492A (en) Method of producing multilayer printed circuit board
JP3104541B2 (en) Manufacturing method of printed wiring board
JP3057766B2 (en) Thick film multilayer circuit board and method of manufacturing the same
JPH01194500A (en) Substrate for multilayer interconnection
JPS6124298A (en) Method of producing multilayer printed board
JPH057082A (en) Compound printed-substrate and manufacture thereof
JPH0133959B2 (en)
JPS6362396A (en) Construction of board with through-holes
JPS6221297A (en) Manufacture of printed wiring board
JPS6317589A (en) Double-layer printed circuit board
JPH06120629A (en) Metallic base multilayer printed wiring board
JPS62179200A (en) Manufacture of multilayer printed circuit board
JPS59232491A (en) Method of producing multilayer printed circuit board
JPS6347158B2 (en)
JPS5858834B2 (en) TASOINSATSUHI SENBANOSEIZOUHOU
JP2000133914A (en) Printed wiring board and manufacture thereof
JPS60240193A (en) Multilayer circuit board
JPH0451079B2 (en)
JPS62295491A (en) Flexible wiring circuit
JPS5956794A (en) Method of producing multilayer printed circuit board
JPS6021598A (en) Method of producing multilayer wiring board