JPS5920144B2 - Diagnostic control method - Google Patents

Diagnostic control method

Info

Publication number
JPS5920144B2
JPS5920144B2 JP52077385A JP7738577A JPS5920144B2 JP S5920144 B2 JPS5920144 B2 JP S5920144B2 JP 52077385 A JP52077385 A JP 52077385A JP 7738577 A JP7738577 A JP 7738577A JP S5920144 B2 JPS5920144 B2 JP S5920144B2
Authority
JP
Japan
Prior art keywords
control
diagnostic
control command
circuit
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52077385A
Other languages
Japanese (ja)
Other versions
JPS5412535A (en
Inventor
政成 畑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP52077385A priority Critical patent/JPS5920144B2/en
Publication of JPS5412535A publication Critical patent/JPS5412535A/en
Publication of JPS5920144B2 publication Critical patent/JPS5920144B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Description

【発明の詳細な説明】 本発明は、診断制御方式特に1元的な制御指令のもとに
制御指令起動μp制御方式装置における制御メモリとμ
p実行制御回路との正常性を確認する診断回路を簡単か
つ容易に実現し、自動診断を可能とする診断制御方式に
関するものでぁる。
DETAILED DESCRIPTION OF THE INVENTION The present invention provides control memory and μ
The present invention relates to a diagnostic control method that simply and easily realizes a diagnostic circuit that confirms the normality of a p-execution control circuit and enables automatic diagnosis.

従来、マイクロプログラム制御方式で動作するデータ処
理装置を組込んだ例えばデータ・チャネル装置の場合、
外部からの制御指令によつて制御指令がセットされる制
御指令レジスタをそなえ、外部から上記制御指令をセッ
トすることによつて上記データ・チャネル装置が起動さ
れる。該データ・チャネル装置の如き制御指令起動マイ
クロプログラム(以下μpと略す)制御方式装置におい
ては、従来診断のためにもうける回路構成はいわば付随
的なものと考えられてきた。このため、診断のための診
断制御指令はキー入力などの手動動作によつて入力され
るように構成されている。したがつて、上記の如き制御
指令起動マイクロプログラム制御方式装置における蒲l
御メモリとμp実用制御回路との正常性を確認するには
、外部からの一般制御指令の指令伝達路とは独立に診断
のための診断制御指令の指令伝達路をもつことになり、
いわば2元的な制御指令のもとに診断を行つてきた。特
に診断のための診断制御指令は手動動作によつて設定さ
れるため、自動診断を不可能とする欠点があつた。また
指令伝達路が一般制御指令と診断制御指令とで別々に構
成されていたので、それぞれの指令伝達路の正常性が保
証できない欠点があつた。即ち、診断制御指令が正しく
セットされたか否かを保証する手段がなく、いわば正し
くセツトされたものと考えて診断を行なつていた。第1
図は従来の制御指令起動マイクロプログラム制御方式装
置の1例であつて、10は一般制御指令レジスタ、11
はμp実わ庸u御回路、12はμpアドレスレジスタ、
13は制御メモリ、14はμpアドレス歩進回路、15
は診断制御指令レジスタ、16は診断制御情報レジスタ
、17はμpアドレス照合回路である。
Conventionally, for example, in the case of a data channel device incorporating a data processing device that operates under a microprogram control method,
A control command register is provided in which a control command is set in accordance with a control command from the outside, and the data channel device is activated by setting the control command from the outside. In a control command activated microprogram (hereinafter abbreviated as .mu.p) control type device such as the data channel device, the circuit configuration provided for diagnosis has conventionally been considered to be ancillary. For this reason, the diagnostic control command for diagnosis is configured to be input by manual operation such as key input. Therefore, in the control command activated microprogram control system device as described above, the
In order to confirm the normality of the control memory and the μP practical control circuit, it is necessary to have a command transmission path for diagnostic control commands for diagnosis independent of the command transmission path for general control commands from the outside.
Diagnosis has been performed based on so-called dual control commands. In particular, since diagnostic control commands for diagnosis are set manually, there is a drawback that automatic diagnosis is impossible. Furthermore, since the command transmission path was configured separately for general control commands and diagnostic control commands, there was a drawback that the normality of each command transmission path could not be guaranteed. That is, there is no means to guarantee whether or not the diagnostic control command has been set correctly, and the diagnosis has been performed assuming that it has been set correctly. 1st
The figure shows an example of a conventional control command activated microprogram control system device, in which 10 is a general control command register, 11 is a general control command register;
is μp control circuit, 12 is μp address register,
13 is a control memory, 14 is a μp address step circuit, 15
16 is a diagnostic control command register, 16 is a diagnostic control information register, and 17 is a μp address verification circuit.

以下任意の制御指令による一連の制御動作に対応するμ
pアドレス履歴をそのμpアドレスを逐次実行・停止さ
せるようにして追うことにより、制御メモリとμp実行
制御回路との正常性を確認する場合を例に挙げて説明す
る。
μ corresponding to a series of control operations based on the following arbitrary control commands
An example will be described in which the normality of the control memory and the .mu.p execution control circuit is confirmed by tracing the p address history by sequentially executing and stopping the .mu.p addresses.

すなわち、ライン106を通して手動により任意の或る
μpアドレスで実行停止させる診断制御指令が診断制御
指令レジスタ15に置数されると、その指令に基づき実
行停止を行なわせるべき実行停止μpアドレスがライン
107を通して診断制御情報レジスタ16に置数される
That is, when a diagnostic control command to stop execution at an arbitrary μp address is manually placed in the diagnostic control command register 15 through line 106, the execution stop μp address at which execution should be stopped based on the command is set on line 107. The information is stored in the diagnostic control information register 16 through the diagnostic control information register 16.

一方一般制御指令がライン101を通して例えば外部デ
ータ処理装置などから一般制御指令レジスタ10に置数
される。一般制御指令レジスタ10に置数された一般制
御指令はライン102を通してμp実行制御回路11が
起動される。μp実行制御回路11はμpアドレスレジ
スタ12、制御メモ1川3、μpアドレス歩進回路14
を制御してμpアドレスを歩進または更新しながら、一
連の制御動作に対応する制御動作情報を制御メモリ13
から逐次読出し、μp実行制御回路11内で実行される
。このときμpアドレス情報は制御メモリ13へ送出さ
れると同時にμpアドレス照合回路17へも送出される
。該μpアドレス情報が診断制御情報レジスタ16に置
数された実行停止μpアドレスと一致すると、μpアド
レス照合回路17はライン109を通してμp実行制御
回路11にμp実行停止を指示する。このようにして従
来、一連の制御動作に対応するμpアドレス履歴を、外
部からの通常の一般制御指令とは独立に手動動作にて診
断制御指令を発し逐次実行・停止させつつ追うことによ
り、制御メモリとμp実行制御回路との正常性を確認す
る診断を行つていた。このため多大な時間を要し、かつ
人手を要する欠点があつた。また上述の如く診断にあた
り特に診断制御指令レジスタ15や診断制御情報レジス
タ16が正常であることを前提とするため、障害を防止
する必要があることもあつて上記谷回路構成のハードコ
アはどうしても大きくならざるを得ない欠点があつた。
本発明は、これらの欠点を除去するため、外部からの制
御指令の1つに診断制御指令を設け、かつ制御指令レジ
スタを共用することにより、1元的な制御指令のもとに
簡単かつ容易な診断回路で自動診断を可能とすることを
目的としている。
On the other hand, a general control command is placed in the general control command register 10 through line 101 from, for example, an external data processing device. The general control command placed in the general control command register 10 is passed through a line 102 to activate the μP execution control circuit 11. The μp execution control circuit 11 includes a μp address register 12, a control memo 1 river 3, and a μp address increment circuit 14.
control operation information corresponding to a series of control operations is stored in the control memory 13 while incrementing or updating the μp address.
The data is sequentially read from the .mu.p execution control circuit 11 and executed within the .mu.p execution control circuit 11. At this time, the .mu.p address information is sent to the control memory 13 and at the same time, it is also sent to the .mu.p address matching circuit 17. When the μp address information matches the execution stop μp address stored in the diagnostic control information register 16, the μp address verification circuit 17 instructs the μp execution control circuit 11 to stop μp execution through line 109. In this way, conventionally, the μP address history corresponding to a series of control operations is controlled by manually issuing diagnostic control commands and sequentially executing and stopping them independently of normal general control commands from the outside. Diagnosis was being performed to confirm the normality of the memory and μP execution control circuit. This has the drawback of requiring a great deal of time and manpower. Furthermore, as mentioned above, since the diagnosis assumes that the diagnostic control command register 15 and the diagnostic control information register 16 are normal, it is necessary to prevent failures, and the hard core of the valley circuit configuration described above must be large. There were unavoidable flaws.
In order to eliminate these drawbacks, the present invention provides a diagnostic control command as one of the control commands from the outside and shares a control command register, thereby providing simple and easy control under a unified control command. The purpose is to enable automatic diagnosis using a diagnostic circuit.

以下図面によつて詳細に説明する。第2図は本発明の実
施例であつて、20は制御指令レジスタ、21はμp実
行制御回路、22はμpアドレスレジスタ、23は制御
メモリ、24はμpアドレス歩進回路、25は診断制御
情報レジスタ、26はμpアドレス照合回路、27,2
8は夫々ゲート回路であつて制御指令内容によりμp実
行制御回路21を起動するかまたは診断制御情報レジス
タ25に置数せしめるべくいずれか一方のみが選択され
るものを表わしている。
A detailed explanation will be given below with reference to the drawings. FIG. 2 shows an embodiment of the present invention, in which 20 is a control command register, 21 is a μp execution control circuit, 22 is a μp address register, 23 is a control memory, 24 is a μp address increment circuit, and 25 is diagnostic control information. Register, 26 is μp address verification circuit, 27,2
Reference numerals 8 denote gate circuits, one of which is selected to activate the μP execution control circuit 21 or to place a number in the diagnostic control information register 25, depending on the content of the control command.

以下本発明にもとずいて、任意の制御指令による一連の
制御動作に対応するμpアドレス履歴を、そのμpアド
レスを逐次実行停止させ追うことにより、制御メモリと
μp実行制御回路との正常性を確認する場合について述
べる。すなわち外部よりライン201を通して制御指令
レジスタ20に任意のμpアドレスで実行停止させる診
断制御指令が置数される。
Hereinafter, based on the present invention, the normality of the control memory and the μp execution control circuit is checked by sequentially stopping and tracking the μp address history corresponding to a series of control operations based on arbitrary control commands. Let's talk about when to check. That is, a diagnostic control command for stopping execution at an arbitrary μp address is entered into the control command register 20 from the outside through a line 201.

制御指令内容が診断制御指令であることからゲート回路
28が開きライン203を通して診断制御情報レジスタ
25にその制御指令に基づく実行停止μpアドレスが置
数される。本診断制御指令に引続き、一般制御指令がラ
イン201を通して制御指令レジスタ20に置数される
。その制御指令内容が一般制御指令であることからゲー
ト回路27が開き、ライン202を通してμp実杓肯u
御回路21を起動する。1tp実行制御回路21はμp
アドレスレジスタ22、制御メモリ23、μpアドレス
歩進回路24を制御してμpアドレスを歩進または更新
しながら一連の制御動作に対応する制御動作情報を制御
メモリより逐次読出す。
Since the content of the control command is a diagnostic control command, the gate circuit 28 is opened and the execution stop μp address based on the control command is set in the diagnostic control information register 25 through the line 203. Following this diagnostic control command, a general control command is placed in the control command register 20 through line 201. Since the content of the control command is a general control command, the gate circuit 27 is opened and the μP actual control signal is passed through the line 202.
Activate the control circuit 21. The 1tp execution control circuit 21 is μp
Control operation information corresponding to a series of control operations is sequentially read from the control memory while incrementing or updating the .mu.p address by controlling the address register 22, control memory 23, and .mu.p address increment circuit 24.

μpアドレス情報は制御メモリ23へ送出されると同時
にμpアドレス照合回路26へも送出される。該μpア
ドレス情報が診断制御情報レジスタ25に置数された実
行停止μpアドレスと一致すると、μpアドレス照合回
路26はライン209を通してμp実行制御回路21に
μp実行停止を指示する。この場合、仮に図示の制御指
令レジスタ20に診断制御指令がセツトされる際に誤ま
つた形で該指令がセツトされることがあつても、このよ
うな場合には一般制御指令が図示の制御指令レジスタ2
0にセツトされる際にも当然に誤まりを生じ、該誤りを
検知することができる。
The μp address information is sent to the control memory 23 and also to the μp address matching circuit 26 at the same time. When the μp address information matches the execution stop μp address stored in the diagnostic control information register 25, the μp address verification circuit 26 instructs the μp execution control circuit 21 to stop μp execution through line 209. In this case, even if the diagnostic control command is set in the control command register 20 shown in the figure by mistake, in such a case, the general control command will not match the control command shown in the figure. Command register 2
Naturally, an error occurs when it is set to 0, and this error can be detected.

以上説明したように診断制御指令と一般制御指令とを外
部から1元的に指令することにより、一連の制御動作に
対応するμpアドレス履歴を、逐次追うことができ自動
診断を可能ならしめる。
As explained above, by issuing diagnostic control commands and general control commands from the outside in a unified manner, the μp address history corresponding to a series of control operations can be successively followed, thereby making automatic diagnosis possible.

また診断回路もゲート回路27,28を付与するだけで
診断制御指令レジスタが不要となりその分だけ回路構成
を簡単化できる。さらに診断にあたり制御指令レジスタ
は診断用にも一般用にも使用されるため、障害を予め検
知できる。
Furthermore, by simply adding gate circuits 27 and 28 to the diagnostic circuit, no diagnostic control command register is required, and the circuit configuration can be simplified accordingly. Furthermore, since the control command register is used both for diagnosis and for general purposes, failures can be detected in advance.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の制御指令起動マイクロプログラム制御方
式装置における診断回路部の一例、第2図は本発明の制
御指令起動μp制御方式装置における診断回路部の一実
施例を示す。 図中、20は制御指令レジスタ、21はμp実行制御回
路、22はμpアドレスレジスタ、23は制御メモリ、
24はμpアドレス歩進回路、25は診断制御情報レジ
スタ、26はμpアドレス照合回路を表わす。
FIG. 1 shows an example of a diagnostic circuit section in a conventional control command-activated microprogram control system, and FIG. 2 shows an embodiment of the diagnostic circuit section in a control command-activated μP control system according to the present invention. In the figure, 20 is a control command register, 21 is a μp execution control circuit, 22 is a μp address register, 23 is a control memory,
24 represents a μp address increment circuit, 25 represents a diagnostic control information register, and 26 represents a μp address verification circuit.

Claims (1)

【特許請求の範囲】 1 制御動作情報を格納する制御メモリをそなえると共
に、外部からの制御指令に基づき制御メモリの内容を逐
次読出すことにより一連の制御動作を実行するマイクロ
プログラム実行制御回路をそなえた制御指令起動マイク
ロプログラム方式装置において、診断制御指令と通常の
制御動作を行う一般制御指令とが外部から共通の経路で
もつて伝達されるよう構成されると共に該夫々が共通に
セットされる制御指令レジスタを有し、上記一般制御指
令の場合にはマイクロプログラム実行制御回路を起動し
、上記診断制御指令の場合にはその診断制御指令に基づ
く診断制御情報を診断制御情報レジスタにセットせしめ
るよう構成し、上記制御指令レジスタを介して上記診断
制御情報レジスタにセットされた診断制御情報と、上記
制御指令レジスタを介して上記マイクロプログラム実行
制御回路を起動する一般制御指令とにもとずいて、上記
制御メモリおよび上記マイクロプログラム実行制御回路
を含む回路構成の診断を行なうようにしたことを特徴と
する診断制御方式。 2 上記制御指令レジスタは出力側に選択ゲート回路を
そなえ、該選択ゲート回路を切換えることによつて上記
マイクロプログラム実行制御回路に対する起動と、上記
診断制御情報レジスタに対する情報セットとを切換える
ようにしたことを特徴とする特許請求の範囲第1項記載
の診断制御方式。
[Claims] 1. A control memory that stores control operation information, and a microprogram execution control circuit that executes a series of control operations by sequentially reading the contents of the control memory based on external control commands. In a control command starting microprogram system device, a diagnostic control command and a general control command for performing normal control operations are configured to be transmitted from the outside through a common path, and the control commands are set in common. It has a register, and is configured to activate a microprogram execution control circuit in the case of the above-mentioned general control command, and to set diagnostic control information based on the diagnostic control command in the diagnostic control information register in the case of the above-mentioned diagnostic control command. , based on the diagnostic control information set in the diagnostic control information register via the control command register and the general control command for starting the microprogram execution control circuit via the control command register, A diagnostic control method characterized in that a circuit configuration including a memory and the microprogram execution control circuit is diagnosed. 2. The control command register is provided with a selection gate circuit on the output side, and by switching the selection gate circuit, activation of the microprogram execution control circuit and information set for the diagnostic control information register are switched. A diagnostic control method according to claim 1, characterized in that:
JP52077385A 1977-06-29 1977-06-29 Diagnostic control method Expired JPS5920144B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP52077385A JPS5920144B2 (en) 1977-06-29 1977-06-29 Diagnostic control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP52077385A JPS5920144B2 (en) 1977-06-29 1977-06-29 Diagnostic control method

Publications (2)

Publication Number Publication Date
JPS5412535A JPS5412535A (en) 1979-01-30
JPS5920144B2 true JPS5920144B2 (en) 1984-05-11

Family

ID=13632413

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52077385A Expired JPS5920144B2 (en) 1977-06-29 1977-06-29 Diagnostic control method

Country Status (1)

Country Link
JP (1) JPS5920144B2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5031780A (en) * 1973-07-20 1975-03-28
JPS5072555A (en) * 1973-10-29 1975-06-16

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5031780A (en) * 1973-07-20 1975-03-28
JPS5072555A (en) * 1973-10-29 1975-06-16

Also Published As

Publication number Publication date
JPS5412535A (en) 1979-01-30

Similar Documents

Publication Publication Date Title
EP0567144B1 (en) Disk control system
JPS5920144B2 (en) Diagnostic control method
JPS6259825B2 (en)
JP2793184B2 (en) Semiconductor storage device
JP3794081B2 (en) Communication method of bus line communication encoder
JPH01155452A (en) System for confirming connection of data processing system
US5542092A (en) Method and system for setting bus addresses in order to resolve or prevent bus address conflicts between interface cards of a personal computer
JPS5819086B2 (en) Channel interface circuit diagnosis method
FR2454138A1 (en) Recording device for CPU memory - which is connected to control console through unit to record program changes and to memorises address
JPS6065360A (en) Self-diagnosis system of memory
KR900007279B1 (en) Ffd control method in pabx
JPH05216856A (en) Fault maintenance system for multi-microprocess system
JPS6156525B2 (en)
JPS5931800B2 (en) Control memory diagnostic method
JPS58121459A (en) Service processor of electronic computer
JP2778343B2 (en) Monitoring and control equipment
JPS6332637A (en) Information processing system
JPS60254362A (en) Saving method of status information in data processor
JPS6115458B2 (en)
JPS6326416B2 (en)
JPH0322017A (en) Initialize program verifying system
JPS6019271A (en) Data channel device
JPS60134362A (en) Memory device
JPS61157944A (en) Microprocessor with microprogram control part
JPH04170834A (en) Data transmission control system