JPS5919438A - デイジタル同調制御装置 - Google Patents
デイジタル同調制御装置Info
- Publication number
- JPS5919438A JPS5919438A JP12754782A JP12754782A JPS5919438A JP S5919438 A JPS5919438 A JP S5919438A JP 12754782 A JP12754782 A JP 12754782A JP 12754782 A JP12754782 A JP 12754782A JP S5919438 A JPS5919438 A JP S5919438A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- circuit
- signal
- divider circuit
- variable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B21/00—Generation of oscillations by combining unmodulated signals of different frequencies
- H03B21/01—Generation of oscillations by combining unmodulated signals of different frequencies by beating unmodulated signals of different frequencies
- H03B21/02—Generation of oscillations by combining unmodulated signals of different frequencies by beating unmodulated signals of different frequencies by plural beating, i.e. for frequency synthesis ; Beating in combination with multiplication or division of frequency
Landscapes
- Superheterodyne Receivers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12754782A JPS5919438A (ja) | 1982-07-23 | 1982-07-23 | デイジタル同調制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12754782A JPS5919438A (ja) | 1982-07-23 | 1982-07-23 | デイジタル同調制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5919438A true JPS5919438A (ja) | 1984-01-31 |
JPS6349412B2 JPS6349412B2 (enrdf_load_stackoverflow) | 1988-10-04 |
Family
ID=14962701
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12754782A Granted JPS5919438A (ja) | 1982-07-23 | 1982-07-23 | デイジタル同調制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5919438A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0587152U (ja) * | 1991-11-01 | 1993-11-22 | フクビ化学工業株式会社 | コーナー材 |
-
1982
- 1982-07-23 JP JP12754782A patent/JPS5919438A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0587152U (ja) * | 1991-11-01 | 1993-11-22 | フクビ化学工業株式会社 | コーナー材 |
Also Published As
Publication number | Publication date |
---|---|
JPS6349412B2 (enrdf_load_stackoverflow) | 1988-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1143606B1 (en) | Numerically controlled variable oscillator | |
US4088959A (en) | Multiple-band digital frequency synthesizer receiver | |
US5581214A (en) | Phase-locked loop circuit | |
CA2284842A1 (en) | Frequency synthesis circuit tuned by digital words | |
US4521916A (en) | Frequency synthesis tuning control system for a double-conversion tuner | |
US4052673A (en) | Combined controlled oscillator and frequency multiplier | |
WO1998036491A1 (en) | Voltage controlled ring oscillator frequency multiplier | |
JPH0251288B2 (enrdf_load_stackoverflow) | ||
KR960000523B1 (ko) | 수신기 | |
JP2559005B2 (ja) | ダブルスーパーチューナ | |
US20020041214A1 (en) | PLL circuit | |
JPS5919438A (ja) | デイジタル同調制御装置 | |
KR940005139A (ko) | 입력 및 출력 신호용 공통 라인을 갖는 부궤환 제어 회로 | |
US4249138A (en) | Citizens band transceiver frequency synthesizer with single offset and reference oscillator | |
US6288616B1 (en) | Multifrequency low-power oscillator for telecommunication IC's | |
KR100273862B1 (ko) | 이중수퍼헤테로다인형수신회로 | |
US4095190A (en) | Tuning system | |
JP2000295539A (ja) | テレビジョン信号受信チューナー | |
JPH10154945A (ja) | ダブルスーパヘテロダイン式受信方法とその受信回路 | |
JP2944520B2 (ja) | 無線電話装置 | |
US7123100B2 (en) | Divider circuit and oscillating circuit including the same | |
JPS58207734A (ja) | 受信装置 | |
JPH0559614B2 (enrdf_load_stackoverflow) | ||
KR100281111B1 (ko) | 신호발생회로 | |
KR100365130B1 (ko) | 위성통신 지상시스템의 중간주파수 변환 회로 |