JPS59185093A - 超電導シフトレジスタ回路 - Google Patents
超電導シフトレジスタ回路Info
- Publication number
- JPS59185093A JPS59185093A JP58057919A JP5791983A JPS59185093A JP S59185093 A JPS59185093 A JP S59185093A JP 58057919 A JP58057919 A JP 58057919A JP 5791983 A JP5791983 A JP 5791983A JP S59185093 A JPS59185093 A JP S59185093A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- flop
- flip
- shift register
- master
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000295 complement effect Effects 0.000 claims 1
- 230000004907 flux Effects 0.000 abstract description 14
- 238000013016 damping Methods 0.000 abstract description 2
- 230000003213 activating effect Effects 0.000 abstract 2
- 230000008878 coupling Effects 0.000 description 9
- 238000010168 coupling process Methods 0.000 description 9
- 238000005859 coupling reaction Methods 0.000 description 9
- 238000002347 injection Methods 0.000 description 4
- 239000007924 injection Substances 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/32—Digital stores in which the information is moved stepwise, e.g. shift registers using super-conductive elements
Landscapes
- Shift Register Type Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58057919A JPS59185093A (ja) | 1983-04-04 | 1983-04-04 | 超電導シフトレジスタ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58057919A JPS59185093A (ja) | 1983-04-04 | 1983-04-04 | 超電導シフトレジスタ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59185093A true JPS59185093A (ja) | 1984-10-20 |
| JPH0310199B2 JPH0310199B2 (cs) | 1991-02-13 |
Family
ID=13069402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58057919A Granted JPS59185093A (ja) | 1983-04-04 | 1983-04-04 | 超電導シフトレジスタ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59185093A (cs) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9543959B1 (en) | 2015-10-21 | 2017-01-10 | Microsoft Technology Licensing, Llc | Phase-mode based superconducting logic |
| US10572582B2 (en) | 2006-11-06 | 2020-02-25 | Microsoft Technology Licensing, Llc | Clipboard augmentation with references |
-
1983
- 1983-04-04 JP JP58057919A patent/JPS59185093A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10572582B2 (en) | 2006-11-06 | 2020-02-25 | Microsoft Technology Licensing, Llc | Clipboard augmentation with references |
| US9543959B1 (en) | 2015-10-21 | 2017-01-10 | Microsoft Technology Licensing, Llc | Phase-mode based superconducting logic |
| US9887700B2 (en) | 2015-10-21 | 2018-02-06 | Microsoft Technology Licensing, Llc | Phase-mode based superconducting logic |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0310199B2 (cs) | 1991-02-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6861245B2 (ja) | ジョセフソン伝送路（ｊｔｌ）システム | |
| CA2968847C (en) | Josephson current source systems and method | |
| US5003194A (en) | Formatter circuit for generating short and variable pulse width | |
| JP2002374152A (ja) | 超電導単一磁束量子回路 | |
| EP1069687A2 (en) | Superconducting self-clocked complementary logic circuit | |
| JPH0227811A (ja) | ステート・マシン | |
| KR100394841B1 (ko) | 데이터 래치 회로와 그 구동 방법 | |
| JP2577896B2 (ja) | ｍ系列符号発生器 | |
| JPS59185093A (ja) | 超電導シフトレジスタ回路 | |
| JPH0159771B2 (cs) | ||
| Deng et al. | Asynchronous circuits and systems in superconducting RSFQ digital technology | |
| JPH0429248B2 (cs) | ||
| JPS60217722A (ja) | パルス信号発生回路 | |
| JPH05268022A (ja) | クロック切替回路 | |
| JPS62220015A (ja) | セツト又はリセツト付クロツク両相駆動ｆｆ回路 | |
| RU2006158C1 (ru) | Широтно-импульсный регулятор переменного тока | |
| JPH03120125U (cs) | ||
| JPS6027231A (ja) | 超電導分周器 | |
| JPH0474893B2 (cs) | ||
| SU1669070A1 (ru) | Способ управлени К-канальным преобразователем напр жени | |
| JPS5899037A (ja) | 多相脈流電源によるジョセフソン論理回路 | |
| KR20010026710A (ko) | 클럭 분주 회로 | |
| JP2564105Y2 (ja) | パルス生成器 | |
| JPH0691425B2 (ja) | Ｄ形フリップフロップを使用した分周回路 | |
| JPH0746775B2 (ja) | 駆動回路 |