JPS59161145A - スタツフ制御方式 - Google Patents

スタツフ制御方式

Info

Publication number
JPS59161145A
JPS59161145A JP3553483A JP3553483A JPS59161145A JP S59161145 A JPS59161145 A JP S59161145A JP 3553483 A JP3553483 A JP 3553483A JP 3553483 A JP3553483 A JP 3553483A JP S59161145 A JPS59161145 A JP S59161145A
Authority
JP
Japan
Prior art keywords
stuff
code
stuffing
circuit
slot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3553483A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0216625B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Taichi Taniguchi
太一 谷口
Toshitsune Hotsuta
敏経 堀田
Hiroki Hayashizaki
林崎　博樹
Hitoshi Morotomi
諸富　仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NEC Corp
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3553483A priority Critical patent/JPS59161145A/ja
Publication of JPS59161145A publication Critical patent/JPS59161145A/ja
Publication of JPH0216625B2 publication Critical patent/JPH0216625B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Radio Relay Systems (AREA)
JP3553483A 1983-03-04 1983-03-04 スタツフ制御方式 Granted JPS59161145A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3553483A JPS59161145A (ja) 1983-03-04 1983-03-04 スタツフ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3553483A JPS59161145A (ja) 1983-03-04 1983-03-04 スタツフ制御方式

Publications (2)

Publication Number Publication Date
JPS59161145A true JPS59161145A (ja) 1984-09-11
JPH0216625B2 JPH0216625B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-04-17

Family

ID=12444397

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3553483A Granted JPS59161145A (ja) 1983-03-04 1983-03-04 スタツフ制御方式

Country Status (1)

Country Link
JP (1) JPS59161145A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPH0216625B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-04-17

Similar Documents

Publication Publication Date Title
US4225960A (en) Automatic synchronizing system for digital asynchronous communications
US3893072A (en) Error correction system
JPH02247709A (ja) スキユー除去方法
US4247936A (en) Digital communications system with automatic frame synchronization and detector circuitry
US5619532A (en) Digital communication system
US5046074A (en) Synchronization method and synchronization recovery devices for half-duplex communication
JPH07177113A (ja) 伝送装置及び整合用回路
US5179664A (en) Symbol-wide elasticity buffer with a read-only section and a read-write section
EP0396669B1 (en) Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer
EP0065641B1 (en) Synchronizer for medium speed multiplex data
US5265105A (en) Decoding circuit for inhibiting error propagation
JPS59161145A (ja) スタツフ制御方式
JPH0149062B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4910755A (en) Regenerator/synchronizer method and apparatus for missing-clock timing messages
JP3123805B2 (ja) 時分割多重通信方式のフレーム同期方法
US5276859A (en) Accelerated token ring network
JP2697421B2 (ja) ディジタル伝送システムのフレーム同期回路
US6307904B1 (en) Clock recovery circuit
JPH0221183B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3030783B2 (ja) 受信データ同期回路
JPS61283241A (ja) デ−タ通信受信装置
EP1480370B1 (en) Transmission data frame synchronization method and transmission data frame synchronization circuit
KR910006000B1 (ko) 고속 데이타-클럭동기프로세서
GB2103053A (en) Improvements relating to transmission of data in blocks
JPH01264041A (ja) 調歩同期方式における受信エラークリア方式