JPS59155959A - Power transistor - Google Patents

Power transistor

Info

Publication number
JPS59155959A
JPS59155959A JP3034683A JP3034683A JPS59155959A JP S59155959 A JPS59155959 A JP S59155959A JP 3034683 A JP3034683 A JP 3034683A JP 3034683 A JP3034683 A JP 3034683A JP S59155959 A JPS59155959 A JP S59155959A
Authority
JP
Japan
Prior art keywords
layer
emitter
layers
power transistor
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3034683A
Other languages
Japanese (ja)
Other versions
JPH0475658B2 (en
Inventor
Takao Emoto
江本 孝朗
Hiroshi Matsumoto
博 松本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP3034683A priority Critical patent/JPS59155959A/en
Publication of JPS59155959A publication Critical patent/JPS59155959A/en
Publication of JPH0475658B2 publication Critical patent/JPH0475658B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bipolar Transistors (AREA)

Abstract

PURPOSE:To contrive to enhance breakdown strength of a power transistor by a method wherein balancing resistors are separatedly formed in a base layer, and an emitter current at transistor operating time is distributed uniformly. CONSTITUTION:An SiO2 layer 34 is formed in an N type semiconductor substrate 31. Then a P type base layer 32 is formed in the substrate 31. Then N type emitter layers 33 and N type resistor layers 35 are formed in the layer 32. The layers 33 and the layers 35 are separatedly formed, and an emitter electrode 36, a base electrode 37 and a base contact electrode 371 are separatedly formed. The layers 33 and the layers 35 divided in such a way are arranged as to be connected in common. A power transistor is formed in such a way, and by making an emitter current at transistor operating time as to be distributed uniformly, breakdown strength can be enhanced.

Description

【発明の詳細な説明】 〔発明の技術分野〕 この発明は使用時における破壊1針量を上昇させること
ができる゛電力用トランジスタに関する。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a power transistor capable of increasing the amount of one needle broken during use.

〔発明の技術的背景及びその問題点J ′酸方力用トランジスタおける欠陥の一つに熱正帰還に
よる′電流集中破壊現象がある。このような現象により
で陽性の使用条件が制限され、たシ、装置の設計に余分
なマージンが必要になるという問題があった。このため
、トランジスタの破壊耐敬を上げる方法が種々提案され
ている。例えば、トランジスタのエミッタ領域にバラン
ス抵抗を介在させるもので、第1図を用いてその一例に
ついて説明する。
[Technical Background of the Invention and Problems Therewith J'One of the defects in acid transistors is the 'current concentration breakdown phenomenon' caused by thermal positive feedback. This phenomenon limits the conditions for positive use and requires extra margin in the design of the device. For this reason, various methods have been proposed to increase the breakdown resistance of transistors. For example, a balance resistor is interposed in the emitter region of a transistor, and an example thereof will be explained with reference to FIG.

第1図(Nはエミッタ領域にバランス抵抗が介挿された
電力用トランジスタの平面図、第1図ω)は第1図(4
)に示した平面図のA−A′線に沿った断面図である。
Figure 1 (N is a plan view of a power transistor in which a balance resistor is inserted in the emitter region, Figure 1 ω) is
) is a sectional view taken along line AA' of the plan view shown in FIG.

第1図において、1はNuコレクタ層、2はP型ベース
晴、3は上記ベース層2に分離形成された複数のエミツ
タ層、4は絶縁膜、5は上記絶縁膜4上で上記エミツタ
層3とそれぞれ接触した例えばポリシリコンで形成され
たバランス抵抗、6は上記絶縁膜4上で各バランス抵抗
5を共通接続する三ミッタ電極、7は上記エミツタ層3
に接触された分離エミッタ電極、8はペース電極、9は
コレクタ電極である。第1図に示した電力用トランジス
タは分離形成された多数のエミツタ層3がパラシス抵抗
5を介して共通接続されているため、エミッタ電流が均
等に分配されて電流集中が起こりに〈くなる。この結果
、大きな破壊耐量が得られる。
In FIG. 1, 1 is a Nu collector layer, 2 is a P-type base layer, 3 is a plurality of emitter layers formed separately on the base layer 2, 4 is an insulating film, and 5 is the emitter layer on the insulating film 4. 3 is in contact with a balance resistor made of polysilicon, for example; 6 is a three-mitter electrode that commonly connects each balance resistor 5 on the insulating film 4; 7 is an emitter layer 3;
8 is a pace electrode and 9 is a collector electrode. In the power transistor shown in FIG. 1, a large number of separately formed emitter layers 3 are commonly connected through a parasitic resistor 5, so that the emitter current is evenly distributed and current concentration is prevented. As a result, a large amount of destruction resistance can be obtained.

しかし、製造技術的にみれば抵抗l脅5を設けることに
より、絶縁j換4との間に段差ができる。
However, from a manufacturing technology point of view, by providing the resistor 5, a step is created between the resistor 5 and the insulator 4.

従って、’rR極6を形成するために行なわれるアルミ
ニウム蒸着時に配線段切れが生じやすいという欠点があ
る。従って、ポリシリコンで形成されたバランス抵抗5
は上記した理由からあまり厚く出来ない。このた゛め、
多数に分割し電流を9+1記しても抵抗層の町°敬がそ
の大きさで制限されてしまうという問題があった。
Therefore, there is a drawback that wiring breaks are likely to occur during aluminum evaporation to form the 'rR pole 6. Therefore, the balance resistor 5 made of polysilicon
cannot be made very thick for the reasons mentioned above. Because of this,
Even if the current is divided into many parts and the current is written as 9+1, there is a problem in that the resistance of the resistance layer is limited by its size.

さらに ;;fG 1図に示したバランス抵抗5を拡散
により形成するようにした電力用トランジスタも考えら
れている。このようなトランジスタについて説り]する
。第2図において、11はN型コレクタ層、12はP型
ベース層、13は上記ベース層12に分離形成された複
数のエミツタ層、14は絶縁j1ば、15は複数のエミ
ツタ層I3に接続されて形成されたN型抵抗ry5,1
eは上記抵抗層15とコンタクト共通接続されたエミッ
タ電極、17はベース′電極、1Bはコレクタ電極であ
る。
Furthermore, a power transistor in which the balance resistor 5 shown in FIG. 1 is formed by diffusion is also being considered. I will explain about such a transistor]. In FIG. 2, 11 is an N-type collector layer, 12 is a P-type base layer, 13 is a plurality of emitter layers formed separately on the base layer 12, 14 is an insulation layer, and 15 is connected to a plurality of emitter layers I3. N-type resistor ry5,1 formed by
Reference numeral e designates an emitter electrode commonly connected to the resistance layer 15, 17 a base' electrode, and 1B a collector electrode.

第2図に示したような電力用トランジスタは第1図に示
したような電力用トランジスタと同様な効果が考えられ
る。しかし、第2図に示したような電力用トランジスタ
はトランジスタの動作状態において、抵抗層15は大電
流で発熱を起こしてしまい、抵抗層15自身がエミッタ
として注入を始めてしまうという現象が生じる。
The power transistor shown in FIG. 2 is considered to have the same effect as the power transistor shown in FIG. 1. However, in the power transistor shown in FIG. 2, when the transistor is in operation, the resistance layer 15 generates heat due to a large current, and a phenomenon occurs in which the resistance layer 15 itself starts to be injected as an emitter.

このため、抵抗としての働きを半減させてしまい期待す
るほどの大きな効果が得られないという欠点があった。
For this reason, there was a drawback that the function as a resistor was reduced by half, and the expected effect could not be obtained.

さらに、電力用トランジスタの破壊耐量を上げる他の方
法としてベースにバランス抵抗を入れ、ベース電流を制
御する方法がある。第゛3図はそのようにしてベース電
流を制御している電力用トランジスタを示す断面図であ
る。第3図において、21はN型コレクタ層、22はb
型ベース層、23はエミツタ層、24は絶縁膜、25は
上記ベース層22に形成され、上記エミッタj脅23と
ベース電極27との間に位置したN型ベース分離層、2
6は上記エミツタ層23に接触されたエミッタ電極、2
7はベース電極、28はコレクタ電極である。第3図に
示したようなトランジスタにおいてはN型分FBI i
@25 ii下のベース層22がベースl−流のバラン
ス抵抗として1動き、エミッタ全域にわたって均一に電
流を分配することができる。
Furthermore, another method for increasing the breakdown resistance of a power transistor is to insert a balance resistor into the base and control the base current. FIG. 3 is a sectional view showing a power transistor controlling the base current in this manner. In FIG. 3, 21 is an N-type collector layer, 22 is b
a type base layer; 23 is an emitter layer; 24 is an insulating film; 25 is an N-type base separation layer formed on the base layer 22 and located between the emitter layer 23 and the base electrode 27;
6 is an emitter electrode in contact with the emitter layer 23; 2;
7 is a base electrode, and 28 is a collector electrode. In a transistor like the one shown in Fig. 3, the N-type component FBI i
@25 ii The underlying base layer 22 acts as a balance resistor for the base l-flow and can distribute the current uniformly across the emitter.

しかし、第3図に示した′巨カ用トランジスタにおいて
はベース層22を直接、抵抗として使用しているもので
あるから、さらにその効果を上げるためにベース層22
の抵抗を上げると、ベース中の正孔f3度が低くなる。
However, in the large power transistor shown in FIG. 3, the base layer 22 is directly used as a resistor, so in order to further increase the effect, the base layer 22
Increasing the resistance of , the hole f3 degree in the base decreases.

このために、早く伝導変調を起こし、電流利得を下げる
という欠点があった。さらに、高電流における電流利得
の低下は鍼刀用トランジスタにおいては1♀−に問題と
なる場合が多い。
This has the disadvantage of causing conduction modulation quickly and lowering the current gain. Furthermore, reduction in current gain at high currents often poses a problem in 1♀- transistors for acupuncture.

〔発明の目的〕[Purpose of the invention]

この発明は上記の点に鑑みてなされたもので、その目的
はバランス抵抗をベース層に分離形成させ、トランジス
タ動作時におけるエミッタ′「電流を均一に5+6己し
、破壊酌量を上げるようにした′電力用トランジスタを
提供することにある。
This invention was made in view of the above points, and its purpose is to separate and form a balance resistor in the base layer, so that the emitter current is uniformly distributed during transistor operation, and the damage allowance is increased. The purpose of the present invention is to provide a power transistor.

〔発明の概要〕[Summary of the invention]

バランス抵抗をベース層に分離形成させ、トランジスタ
動作時におけるエミッタ電流を均一に分配し、破壊耐量
を上げるようにしている。
A balance resistor is formed separately in the base layer to uniformly distribute emitter current during transistor operation and increase breakdown resistance.

〔発明の実施例〕[Embodiments of the invention]

以下、図面を参照してこの発明の一実施例を説明する。 Hereinafter, one embodiment of the present invention will be described with reference to the drawings.

第4図はこの発明の一実施例に係る′電力用トランジス
タを示すもので、第4図(A)は平面図、第4図(B)
は第4図(勾に示した平面図のA−p!線に沿った断面
図である。第4図において、npn型プレ〜ナトランジ
スタを製造する場合について説明する。まず、N型半導
体基板31を水蒸気雰囲気中で高温酸化を行い、5i0
2層34を形成する。そして、上記5i04層34を写
真蝕刻法によりベース領威形成のため選択拡散の孔を開
け、硼素原子を拡散してP型ペースI@32を形成する
。この場合の拡散は酸化性雰囲気で行々われ、硼素原子
が拡散すると同時にベース層32主面に再び5i024
を形成させる。次に、上記ベース層32にリン原子の選
択拡散によりN型エミツタ層33及びn型抵抗層35を
形成する。上記エミツタ層33及び抵抗層35ばO11
6形成され、8102層を再び写真[刊1刻法により開
孔した後アルミニウムを真空蒸着する。そして、写真蝕
刻法により、エミッタ電極36、ペース司: 5337
 、ベースコンタクト電極371を分離形成する。この
、碌にして、分割されたエミツタ層33及び抵抗層35
は共辿接続される4)kに配tばされる。また、コレク
タ電極38はニッケル金属のメッキ又は真を蒸着等によ
り形成はれる。
FIG. 4 shows a power transistor according to an embodiment of the present invention, FIG. 4(A) is a plan view, and FIG. 4(B) is a top view.
is a sectional view taken along the A-p! line of the plan view shown in FIG. 31 was oxidized at high temperature in a steam atmosphere to give 5i0
Two layers 34 are formed. Then, holes for selective diffusion are formed in the 5i04 layer 34 by photolithography to form a base region, and boron atoms are diffused to form a P-type paste I@32. The diffusion in this case is carried out in an oxidizing atmosphere, and at the same time as the boron atoms are diffused, 5i024 is again deposited on the main surface of the base layer 32.
to form. Next, an N-type emitter layer 33 and an n-type resistance layer 35 are formed in the base layer 32 by selective diffusion of phosphorus atoms. The emitter layer 33 and the resistance layer 35 O11
6 was formed, and the 8102 layer was again opened by the photolithography method, and then aluminum was vacuum-deposited. Then, by photolithography, emitter electrode 36, pace electrode 5337
, a base contact electrode 371 is formed separately. This improved and divided emitter layer 33 and resistance layer 35
are distributed to 4) k, which are co-traced connected. Further, the collector electrode 38 is formed by plating nickel metal or by vapor deposition.

〔発明の効果〕〔Effect of the invention〕

以上詳述したようにこの発明によれば、バランス抵抗を
ベース層に5+離形成させ、トランジスタ仮1作時にお
けるエミッタ電極を均一に分配するようにしたので、破
壊耐滑を上げることができる。さらに、ベース層におけ
る伝導度変調も起こしにくい電力用トランジスタを提供
することができる。
As described in detail above, according to the present invention, the balance resistor is formed at a distance of 5+ from the base layer, and the emitter electrodes are evenly distributed during temporary operation of the transistor, so that the breakdown resistance can be improved. Furthermore, it is possible to provide a power transistor in which conductivity modulation in the base layer is less likely to occur.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(10は従来の電力用トランジスタの平面図、第
1図(B)は第1図(4)のA−A′線に沿った断面図
、第2図及び第3図・はそれぞれ従来の′電力用トラン
ジスタの断面図、第4図囚はこの発明の一実施例に係る
′電力用トランジスタの平面図、第4図(B)は第4図
(A)に示しだトランジスタの八−へ′断面図である。 31・・・N型半導体基板、32・・・ベースJ愕、3
3・・・エミツタ層、34・・・5i02層、35・・
・抵抗層。 出願人代理人  弁理士 鈴 江 武 彦第1図 第2図 第3図 8 第4図
Figure 1 (10 is a plan view of a conventional power transistor, Figure 1 (B) is a sectional view taken along line A-A' in Figure 1 (4), Figures 2 and 3 are respectively FIG. 4 is a cross-sectional view of a conventional power transistor, FIG. 4 is a plan view of a power transistor according to an embodiment of the present invention, and FIG. 31... N-type semiconductor substrate, 32... Base J-shaped, 3
3...Emitsuta layer, 34...5i02 layer, 35...
・Resistance layer. Applicant's Representative Patent Attorney Takehiko Suzue Figure 1 Figure 2 Figure 3 Figure 8 Figure 4

Claims (1)

【特許請求の範囲】[Claims] 複数のエミッタ領域と、そのエミッタ領域に対問するペ
ース領域内に分離形成された上記エミッタ領域と同伝導
型の複数の拡散抵抗層とを具備し、上記拡散抵抗層を介
してペース1!極を取出すようにしたことを特徴とする
電力用トランジスタ。
A plurality of emitter regions and a plurality of diffused resistance layers of the same conductivity type as the emitter regions are formed separately in a pace region opposite to the emitter regions, and the paste 1! A power transistor characterized by having a pole removed.
JP3034683A 1983-02-25 1983-02-25 Power transistor Granted JPS59155959A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3034683A JPS59155959A (en) 1983-02-25 1983-02-25 Power transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3034683A JPS59155959A (en) 1983-02-25 1983-02-25 Power transistor

Publications (2)

Publication Number Publication Date
JPS59155959A true JPS59155959A (en) 1984-09-05
JPH0475658B2 JPH0475658B2 (en) 1992-12-01

Family

ID=12301274

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3034683A Granted JPS59155959A (en) 1983-02-25 1983-02-25 Power transistor

Country Status (1)

Country Link
JP (1) JPS59155959A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63275175A (en) * 1987-05-07 1988-11-11 Fuji Electric Co Ltd Power transistor
US5387813A (en) * 1992-09-25 1995-02-07 National Semiconductor Corporation Transistors with emitters having at least three sides

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63275175A (en) * 1987-05-07 1988-11-11 Fuji Electric Co Ltd Power transistor
JPH0577332B2 (en) * 1987-05-07 1993-10-26 Fuji Electric Co Ltd
US5387813A (en) * 1992-09-25 1995-02-07 National Semiconductor Corporation Transistors with emitters having at least three sides

Also Published As

Publication number Publication date
JPH0475658B2 (en) 1992-12-01

Similar Documents

Publication Publication Date Title
JPS6046074A (en) Semiconductor device and manufacture thereof
JPH0574940B2 (en)
JPH07114210B2 (en) Method for manufacturing semiconductor device
JPS59155959A (en) Power transistor
JPH049378B2 (en)
JPS63169756A (en) Power transistor
JPS60236265A (en) Conductive modulation type mosfet
JP2605753B2 (en) Vertical bipolar transistor
JPH0113425Y2 (en)
JPS5850772A (en) Semiconductor device
JPH0723958Y2 (en) Semiconductor device
JPS60153159A (en) Semiconductor device
JPH033387B2 (en)
JPS61129867A (en) Semiconductor device
JPH0645620A (en) Semiconductor device
JPS58215066A (en) Semiconductor device
JPS6098669A (en) Power transistor
JPS5826178B2 (en) semiconductor equipment
JPH048955B2 (en)
JPS63260156A (en) Semiconductor device
JPS6228581B2 (en)
JPS58140159A (en) Transistor
JPS60183769A (en) Semiconductor device
JPH07114280B2 (en) Semiconductor device
JPS5965463A (en) Semiconductor element