JPS59152751U - Thick film hybrid integrated circuit - Google Patents

Thick film hybrid integrated circuit

Info

Publication number
JPS59152751U
JPS59152751U JP4814083U JP4814083U JPS59152751U JP S59152751 U JPS59152751 U JP S59152751U JP 4814083 U JP4814083 U JP 4814083U JP 4814083 U JP4814083 U JP 4814083U JP S59152751 U JPS59152751 U JP S59152751U
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
thick film
film hybrid
conductor film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4814083U
Other languages
Japanese (ja)
Inventor
武 大原
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP4814083U priority Critical patent/JPS59152751U/en
Publication of JPS59152751U publication Critical patent/JPS59152751U/en
Pending legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図は、従来よりの厚膜混成集積回路の平
面図、第3図は第2図におけるA−A線で切断した縦断
面図、第4図及び第5図は、この考案の第1実施例を示
す厚膜混成集積回路の平面図及びI−I線にて切断した
縦断面図、第6図及び第7図は、第2実施例を示す厚膜
混成集積回路の平面図及び■−■線にて切断した縦断面
図である。 1・・・・・・絶縁基板、5. 7a、 7b・・・・
・・第1の導体膜、6.8・・・・・・第2の導体膜。
1 and 2 are plan views of a conventional thick film hybrid integrated circuit, FIG. 3 is a vertical cross-sectional view taken along line A-A in FIG. 2, and FIGS. A plan view and a longitudinal sectional view taken along the line I-I of a thick film hybrid integrated circuit showing a first embodiment of the invention, and FIGS. 6 and 7 show a diagram of a thick film hybrid integrated circuit showing a second embodiment of the invention. FIG. 2 is a plan view and a vertical cross-sectional view taken along the line ■-■. 1...Insulating substrate, 5. 7a, 7b...
...First conductor film, 6.8...Second conductor film.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 絶縁基板上に、金属酸化物粉末を印刷形成した第1の導
体膜と、第1の導体膜と導体幅がほぼ等しくかつ比抵抗
が同等以下の第2の導体膜を積層して印刷形成させたこ
とを特徴とする厚膜混成集積回路。
On an insulating substrate, a first conductor film formed by printing metal oxide powder and a second conductor film having a conductor width approximately equal to that of the first conductor film and a specific resistance equal to or less than the first conductor film are laminated and printed. A thick film hybrid integrated circuit characterized by:
JP4814083U 1983-03-31 1983-03-31 Thick film hybrid integrated circuit Pending JPS59152751U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4814083U JPS59152751U (en) 1983-03-31 1983-03-31 Thick film hybrid integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4814083U JPS59152751U (en) 1983-03-31 1983-03-31 Thick film hybrid integrated circuit

Publications (1)

Publication Number Publication Date
JPS59152751U true JPS59152751U (en) 1984-10-13

Family

ID=30178679

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4814083U Pending JPS59152751U (en) 1983-03-31 1983-03-31 Thick film hybrid integrated circuit

Country Status (1)

Country Link
JP (1) JPS59152751U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5731874B2 (en) * 1976-05-03 1982-07-07

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5731874B2 (en) * 1976-05-03 1982-07-07

Similar Documents

Publication Publication Date Title
JPS59152751U (en) Thick film hybrid integrated circuit
JPS5858342U (en) hybrid integrated circuit
JPS5819415U (en) flexible printed board
JPS5863704U (en) chip resistor
JPS59159939U (en) chip capacitor
JPS5928983U (en) connector
JPS60130674U (en) Thick film hybrid integrated circuit substrate
JPS58142928U (en) thick film capacitor
JPS5849817U (en) Printed circuit board for key switch
JPS59149608U (en) potentiometer
JPS60176535U (en) capacitor
JPS5987101U (en) Low resistance thick film element
JPS5929008U (en) thick film wiring board
JPS58127665U (en) thick film circuit board
JPS5966918U (en) Derivative wire of thin film magnetic head
JPS6053119U (en) Fixed contact contact structure
JPS6033466U (en) electrical circuit board
JPS5863703U (en) chip resistor
JPS6049670U (en) Wet multilayer board
JPS6057146U (en) hybrid integrated circuit
JPS5858328U (en) electronic components
JPS59187165U (en) printed circuit board
JPS58103161U (en) Printed board
JPS5965565U (en) thick film printed circuit
JPS60183462U (en) printed board