JPS59138770U - Sampling pulse generation circuit - Google Patents

Sampling pulse generation circuit

Info

Publication number
JPS59138770U
JPS59138770U JP3289283U JP3289283U JPS59138770U JP S59138770 U JPS59138770 U JP S59138770U JP 3289283 U JP3289283 U JP 3289283U JP 3289283 U JP3289283 U JP 3289283U JP S59138770 U JPS59138770 U JP S59138770U
Authority
JP
Japan
Prior art keywords
sweep
input
generation circuit
counter
pulse generation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3289283U
Other languages
Japanese (ja)
Inventor
剛 斉藤
Original Assignee
日立電子株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日立電子株式会社 filed Critical 日立電子株式会社
Priority to JP3289283U priority Critical patent/JPS59138770U/en
Publication of JPS59138770U publication Critical patent/JPS59138770U/en
Pending legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案のブ叱ンク図、第2図は第1図の各点の
タイミングを示す。 1:トリガゲート、2:掃引信号発生器、3:カウンタ
、4:□DA変換器、5:比較器、6:エツシ検出兼パ
ルス発生器、Aニトリが信号入力、a:)’Jガゲート
信号、b:掃引信号、C:トリガゲート信号、d:掃引
ゲート信号、B:カウンタリセット信号、e:カウンタ
出力、f:DA変換器出力信号、g:比較出力信号、h
:サンプリングパルス出力信号。
FIG. 1 is a block diagram of the present invention, and FIG. 2 shows the timing of each point in FIG. 1: Trigger gate, 2: Sweep signal generator, 3: Counter, 4: □DA converter, 5: Comparator, 6: Edge detection and pulse generator, A nitori is signal input, a:) 'J gate signal , b: sweep signal, C: trigger gate signal, d: sweep gate signal, B: counter reset signal, e: counter output, f: DA converter output signal, g: comparison output signal, h
: Sampling pulse output signal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] カウンタとこれに接続されたDA変換器と、更にこのD
A変換器出力を比較器の一方の入力に接続し、前記カウ
ンタのクロック入力にオシロスコープの掃引ゲート信号
を接続し、前記比較器のもう一方の入力に掃引信号電圧
を与え、−回の掃引毎にカウンタとDA変換器により比
較器の一方の入力を変化させて、掃引電圧との一致をと
り、掃引毎にこの一致点をすらし、一致する毎にパルス
を発生させて、掃引電圧から、等価的に一掃引時間内の
等時間間隔のサンプリングパルスを発生させることを特
徴とするサンプリングパルス発生回路。
A counter, a DA converter connected to it, and this D
A converter output is connected to one input of a comparator, a sweep gate signal of an oscilloscope is connected to the clock input of the counter, and a sweep signal voltage is applied to the other input of the comparator, so that every - sweep Then, one input of the comparator is changed using a counter and a DA converter to match the sweep voltage, this matching point is detected every sweep, and a pulse is generated each time there is a match. From the sweep voltage, A sampling pulse generation circuit characterized in that it generates sampling pulses at equal time intervals within equivalent sweep time.
JP3289283U 1983-03-09 1983-03-09 Sampling pulse generation circuit Pending JPS59138770U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3289283U JPS59138770U (en) 1983-03-09 1983-03-09 Sampling pulse generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3289283U JPS59138770U (en) 1983-03-09 1983-03-09 Sampling pulse generation circuit

Publications (1)

Publication Number Publication Date
JPS59138770U true JPS59138770U (en) 1984-09-17

Family

ID=30163702

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3289283U Pending JPS59138770U (en) 1983-03-09 1983-03-09 Sampling pulse generation circuit

Country Status (1)

Country Link
JP (1) JPS59138770U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5442182A (en) * 1977-06-29 1979-04-03 Endress Hauser Gmbh Co Circuit for generating periodical sampling pulses

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5442182A (en) * 1977-06-29 1979-04-03 Endress Hauser Gmbh Co Circuit for generating periodical sampling pulses

Similar Documents

Publication Publication Date Title
JPS59138770U (en) Sampling pulse generation circuit
JPS5811340U (en) Arbitrary frequency generator
JPS58129156U (en) Oscilloscope sweep trigger pulse generation circuit
JPH0524227Y2 (en)
JPS596337U (en) Integration counter circuit
JPS59152654U (en) Scanning signal control circuit
JPS60158334U (en) Clock pulse detection circuit
JPS6011079U (en) PRF measurement device
JPS59191677U (en) Partial discharge measuring device
JPS6085434U (en) pulse delay device
JPS5868742U (en) timing circuit
JPS6070017U (en) pulse adder
JPS586446U (en) frequency generator
JPS61154025U (en)
JPS60158234U (en) Counter reset circuit
JPS59159032U (en) Frequency N multiplier circuit
JPS583683U (en) Tone signal detection circuit
JPS58118600U (en) Pulse generation circuit
JPH02124577U (en)
JPS62134076U (en)
JPS5921718U (en) Pulse number monitoring circuit
JPS60158161U (en) frequency/voltage converter
JPS5988946U (en) input circuit
JPS59180527U (en) constant pulse width signal generator
JPS6037932U (en) pulse generator