JPS59138168A - Device for correcting automatically phase of sound - Google Patents

Device for correcting automatically phase of sound

Info

Publication number
JPS59138168A
JPS59138168A JP1332283A JP1332283A JPS59138168A JP S59138168 A JPS59138168 A JP S59138168A JP 1332283 A JP1332283 A JP 1332283A JP 1332283 A JP1332283 A JP 1332283A JP S59138168 A JPS59138168 A JP S59138168A
Authority
JP
Japan
Prior art keywords
pulse
signal
video
delay
audio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1332283A
Other languages
Japanese (ja)
Inventor
Masuo Kida
木田 満洲男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1332283A priority Critical patent/JPS59138168A/en
Publication of JPS59138168A publication Critical patent/JPS59138168A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/222Studio circuitry; Studio devices; Studio equipment
    • H04N5/262Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/268Signal distribution or switching

Abstract

PURPOSE:To compensate automatically a phase difference between a video signal and a sound signal by controlling the amount of delay of the sound signal at a variable delay circuit in response to a delay of the video signal in a frame synchronizer of a digital video device. CONSTITUTION:A switching timing pulse of a video switching device is inputted to a terminal (c) and a write inhibition pulse and a write start pulse extracted from the frame synchronizer (FS) are inputted respectively to terminals d1, d2. The switching timing pulse is applied to a pulse shaping circuit 11 so as to shape the pulse width to a degree including both the write inhibition and start pulses by using the front edge of the pulse. On the other hand, pulses incoming from the terminals d1, d2 are applied respectively to AND circuits 12, 13 and ANDed with a switching timing pulse, and a pulse representing the delay time of the video signal is formed by a pulse shaping circuit 14 and becomes a control signal of a sound signal variable delay device at an interface circuit 5.

Description

【発明の詳細な説明】 本発明はテレビジョン放送局における映像信号と音声信
号の位相差(時間差)を自動的に調整する音声位相自動
補正装置に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an automatic audio phase correction device that automatically adjusts the phase difference (time difference) between a video signal and an audio signal in a television broadcasting station.

近年、テレビジョン放送局においては、ディジタル映像
機器の利用が急速に増加し、とりわけ同期変換機能をも
つフレームシンクロナイザ(以下FSという)は、放送
局内の同期処理を大幅に改善する効果をもつため、その
小形化、廉価化と共に導入数が増加している。しかし、
映像信号系統へFSを導入することは、映像信号と音声
信号との間の位相差(時間差)を生ずる原因となった。
In recent years, the use of digital video equipment has rapidly increased in television broadcasting stations, and in particular, frame synchronizers (hereinafter referred to as FS), which have a synchronization conversion function, have the effect of greatly improving synchronization processing within broadcasting stations. The number of devices introduced is increasing as they become smaller and cheaper. but,
Introducing FS into the video signal system caused a phase difference (time difference) between the video signal and the audio signal.

このFSはその名の通シフレームメモリをもっており、
このフレームメモリへの書き込みは入力信号の同期によ
り行い、その読み出しは自局内の基準同期によシ行って
おり、これらの同期は互いに非同期であるため、その位
相関係によりFSの出力映像信号が入力映像信号に対し
略々0から略々1フレーム(中33m5ec )の遅延
をもつことになる。一方、FSを通す必要のある映像信
号に付帯する音声信号の径路にはそのような遅延を生ず
る機器がなしため、結果として音声信号が映像信号に対
し進相(時間的に進む)する状態となる。
This FS has a frame memory of that name,
Writing to this frame memory is performed by synchronizing input signals, and reading is performed by reference synchronization within the own station. Since these synchronizations are asynchronous to each other, the output video signal of the FS is input due to the phase relationship. There is a delay of about 0 to about 1 frame (33 m5ec) with respect to the video signal. On the other hand, since there is no equipment that causes such a delay in the path of the audio signal accompanying the video signal that needs to pass through the FS, the audio signal is in a phase-advanced (time-advanced) state with respect to the video signal. Become.

これら映像信号と音声信号の間の位相差(時間差)の許
容限界は、番組の内容によっても異なるが、主観評価実
験によって映像信号に対する音声信号の進みは略々1フ
レーム(中33 m5ec ) 、遅れは略々3フレー
ム(中100 m8ec )とされている。
The permissible limits for the phase difference (time difference) between the video signal and the audio signal vary depending on the content of the program, but according to subjective evaluation experiments, the advance of the audio signal relative to the video signal is approximately 1 frame (33 m5ec) behind. is approximately 3 frames (medium 100 m8ec).

このように映像信号は1台のFSを通過する度に約O〜
33m5の遅れを生ずるが、FSが局内システムに多数
導入されるようになって以来、自局内ですら複数台のF
Sを通ることがあり、又地方局の場合は親局から送られ
て来る番組を受けて放送する時間も多く、その時には親
局側のFSも縦続に入る形と々す、映像信号と音声信号
の間の位相差(時間差)が問題になって来た。しかし、
従来のFSでは適尚な補償法が見田せながりたため、補
償を実施している例は殆んどなかった。
In this way, each time the video signal passes through one FS, it
This causes a delay of 33m5, but since many FSs have been introduced into in-office systems, even within one's own station there are multiple FSs.
Also, in the case of local stations, there are many times when they receive and broadcast programs sent from the parent station, and at that time, the FS on the parent station side is also connected in cascade, and the video signal and audio The phase difference (time difference) between signals has become a problem. but,
In the conventional FS, there were few cases where compensation was implemented because it was difficult to find an appropriate compensation method.

本発明の目的は、このような問題を解決し、自局内にお
ける映像信号と音声信号の間の位相差(時間差)を自動
的に補償できるようにし喪音声位相自動補正装置を提供
することにある。
An object of the present invention is to solve such problems and to provide an automatic mourning audio phase correction device that can automatically compensate for the phase difference (time difference) between a video signal and an audio signal within its own station. .

本発明の音声位相自動補正装置は、テレビジョン放送に
おける複数の映像信号を切替える映像切替器の切替タイ
ミングパルスとその映像信号の同期変換装置から得られ
る書込禁止パルスおよび書込開始パルスとKよシ、前記
パルスの開始点がら書込開始パルスの開始点までの遅延
制御信号をつくる論理回路と;この論理回路の遅延制御
信号によシ各映像信号に対応して遅延量が制御され、複
数の音声信号を切替える音声切替器の出力が供給される
音声信号可変遅延回路とを含み構成される。
The automatic audio phase correction device of the present invention combines the switching timing pulse of a video switching device that switches a plurality of video signals in television broadcasting, the write inhibit pulse and the write start pulse obtained from the synchronization conversion device of the video signal, and K. a logic circuit that generates a delay control signal from the start point of the pulse to the start point of the write start pulse; the delay amount is controlled in accordance with each video signal by the delay control signal of this logic circuit; and an audio signal variable delay circuit to which the output of the audio switcher for switching the audio signals is supplied.

FSの原理は、例えば雑誌「放送技術」の昭和51年4
月号第82頁〜第92頁に詳述されているが、このFS
には書込み禁止制御回路が内蔵されている。この回路は
%FSへ供給されている入力映像信号が、急にそれまで
入力されていた信号から非同期の映像信号に切替えられ
た場合、その切替が起った瞬間にメモリへの書込みを停
止させ、切替えられた新しい映像信号のフレームの初め
を待って書込み開始パルス(書込みクリアパルス)を作
り、メモリアドレスを0番地に戻してから書き込みを再
び始めるとと忙よって、Fs出カ映像信号が乱れない(
同期がとれる)ようにする機能をもつものである。従っ
てFSの出力映像信号はFSへの入力映像信号が切替っ
た瞬間から新しい書込み開始パルスが得られる迄の間の
時間だけ遅延することになる。この遅延量はフレームメ
そりをもつFSの場合は0〜約33 m88eであり、
フィールドメモリをもつFSではO〜約16.5 m8
eCとなる。
The principle of FS is, for example, published in the magazine ``Broadcasting Technology'' in April 1978.
This FS is detailed on pages 82 to 92 of the monthly issue.
has a built-in write-protection control circuit. This circuit stops writing to the memory at the moment when the input video signal being supplied to %FS is suddenly switched from the signal that was being input to an asynchronous video signal. , wait for the beginning of the frame of the new video signal that has been switched, generate a write start pulse (write clear pulse), return the memory address to address 0, and then start writing again.As a result, the Fs output video signal is disturbed. do not have(
It has a function that allows synchronization. Therefore, the output video signal of the FS is delayed by the time from the moment when the input video signal to the FS is switched until a new write start pulse is obtained. This delay amount is 0 to approximately 33 m88e in the case of FS with frame sled,
For FS with field memory, O ~ approximately 16.5 m8
It becomes eC.

本発明においては、音声信号系統に遅延量を可変しうる
音声信号遅延装置を設け、その遅延量を、FSから取り
出した書込み禁止パルスと書込み開始パルスから作る映
像信号遅延量に相当する制御信号で制御することにより
、映像信号と音声信号の間に生ずる位相差(時間差)を
自動補正するものである。
In the present invention, an audio signal delay device that can vary the amount of delay is provided in the audio signal system, and the amount of delay is determined by a control signal corresponding to the amount of video signal delay generated from the write inhibit pulse and write start pulse extracted from the FS. The control automatically corrects the phase difference (time difference) that occurs between the video signal and the audio signal.

以下図面により本発明の詳細な説明する。The present invention will be explained in detail below with reference to the drawings.

第1図は従来の映像音声切替装置のブロック図で、一般
にテレビジョン放送局で多用されてリモートスイッチャ
と称されている。この装置は、複数の映像入力を切替え
る映像切替器1とこの映像切替器1の出力を同期させる
FS3とからなる映像系統と、これら映像入力に付帯す
る各音声信号を映像切替器1と共に切替える音声切替器
2からなる音声系統とから構成される。図において、局
内同期と同期していない非同期映像信号a工〜札は、映
像切替器1によって切替えられ、後続のFS 3に供給
されて局内同期信号に同期した映像信号に変換されて出
力信号すとして出力される。一方、非同期映像信号a1
〜aアに付帯する音声信号a?〜a′□は音声切替器2
に加えられ、ここで映像切替器1と一般に連動(映像信
号a1とそれに付帯する音声信号a’1 、 a2とa
′2・・・がそれぞれ同時に切替えられる切替形式をい
う)して切替えられ、出力信号b′として出力される。
FIG. 1 is a block diagram of a conventional video/audio switching device, which is commonly used in television broadcasting stations and is called a remote switcher. This device includes a video system consisting of a video switcher 1 that switches a plurality of video inputs, an FS3 that synchronizes the output of the video switcher 1, and an audio system that switches each audio signal attached to these video inputs together with the video switcher 1. It consists of an audio system consisting of a switch 2. In the figure, the asynchronous video signal a, which is not synchronized with the internal synchronization signal, is switched by the video switching device 1, and is supplied to the subsequent FS 3, where it is converted into a video signal synchronized with the internal synchronization signal, and the output signal is is output as On the other hand, the asynchronous video signal a1
~a Audio signal a? ~a'□ is audio switching device 2
, and here generally linked with the video switching device 1 (video signal a1 and accompanying audio signals a'1, a2 and a
'2, .

映像切替器1からの出力である映像信号al 、 a2
・・・a、は互いに非同期であシ且つ局内同期信号とも
同期してないので、前述のようにFS3において局内同
期信号と同期をとるためには映像信号を遅延させる必要
があり、そのため映像出力すは音声出力b′に比べ略々
0〜33mBの間の位相差(時間差)を生ずる。
Video signals al and a2 output from the video switching device 1
...a, are asynchronous with each other and not synchronized with the local synchronization signal, so in order to synchronize with the local synchronization signal in FS3 as mentioned above, it is necessary to delay the video signal, so the video output This produces a phase difference (time difference) of approximately 0 to 33 mB compared to the audio output b'.

第2図は本発明の実施例を含むリモートスイッチャのブ
ロック図である。図中、従来の構成に対し音声信号可変
遅延装置4および論理回路5が付加されたものである。
FIG. 2 is a block diagram of a remote switcher including an embodiment of the present invention. In the figure, an audio signal variable delay device 4 and a logic circuit 5 are added to the conventional configuration.

すなわち、映像信号a□〜anの処理は従来と同様であ
る。一方、音声信号a′1〜a′ゎは、音声切替器2に
よって切替えられた後、音声信号可変遅延装置4を経由
して、位相調整を受けて出力信号b′として出力される
。この音声信号可変遅延装置4は論理回路5の出力によ
り遅延量が制御されるもので、遅延量をリモートコント
ロールし得る端子を有するディジタルディレィ装置など
を用いることができる。この論理回路5は、映像切替器
1から取り出す映像切替タイミングパルスCとFS3か
ら取υ出す書込み禁止パルス及び書込み開始パルスdを
受けて、映像信号の遅延量に相当する信号を生成し、こ
れを音声信号可変遅延装置4のリモートコントロール端
子への制御信号として供給する。
That is, the processing of the video signals a□ to an is the same as the conventional one. On the other hand, the audio signals a'1 to a'a are switched by the audio switching device 2, then passed through the audio signal variable delay device 4, subjected to phase adjustment, and outputted as the output signal b'. The delay amount of this audio signal variable delay device 4 is controlled by the output of the logic circuit 5, and a digital delay device or the like having a terminal that can remotely control the delay amount can be used. This logic circuit 5 receives the video switching timing pulse C taken out from the video switching device 1 and the write inhibit pulse and write start pulse d taken out from the FS 3, generates a signal corresponding to the amount of delay of the video signal, and outputs the signal. The audio signal is supplied as a control signal to the remote control terminal of the variable delay device 4.

第3図は第2図における論理回路5の一構成例を示すブ
ロック図、第4図囚〜[F]はその動作波形図である。
FIG. 3 is a block diagram showing an example of the configuration of the logic circuit 5 in FIG. 2, and FIG.

第3図において、端子Cには映像切替器1の切替タイミ
ングパルス(第4図(A))カ、tた端子d1とd2に
はFSから取り出した書込禁止パルス(第4図(0)と
書込み開始パルス(第4図面)が夫々入力される。この
端子Cに加える映像切替器1の切替タイミングパルスと
しては、切替器へ与えられる切替タイミング情報(通常
はパルス)でも切替器から出力されるタリー情報(通常
ハスデータス信号)をパルス化したものでも良い。
In Fig. 3, the switching timing pulse (Fig. 4 (A)) of the video switching device 1 is applied to the terminal C, and the write inhibit pulse (Fig. 4 (0)) taken from the FS is applied to the terminals d1 and d2. and a write start pulse (fourth drawing) are respectively input.As the switching timing pulse of the video switching device 1 to be added to this terminal C, the switching timing information (usually a pulse) given to the switching device can also be output from the switching device. It is also possible to use pulsed tally information (usually a hasdata signal).

この入力パルスは、次段のパルス成形回路11に加えら
れ、そのパルスの前縁を用いてパルス幅を書き込み禁止
パルス及び書き込み開始パルスの両パルスの前縁を包含
し得る程度のパルス幅のパルスC′を作る(第4図@)
。一方、端子d□、端子d2から入る書込み禁止パルス
と書込み開始パルスは、夫々AND回路12.13に供
給され、パルス成形回路11の出力であるパルス幅を規
制された切替タイミングパルスとのANDゲートがとら
れパルス成形回路14へ供給される。このANDゲート
回路12゜13はFS3の入力が切替わった時にのみ音
声遅延量を設定するためのもので、FSへの入力信号が
切替らなくても入力信号の波形の乱れによシ起り得る書
込み禁止の際に音声遅延装置4の遅延量が変化するのを
防ぐためのものである。
This input pulse is applied to the next-stage pulse shaping circuit 11, and the pulse width is changed using the leading edge of the input pulse to a pulse width that can include the leading edges of both the write inhibit pulse and the write start pulse. Create C' (Fig. 4 @)
. On the other hand, the write inhibit pulse and the write start pulse input from the terminal d is taken and supplied to the pulse shaping circuit 14. These AND gate circuits 12 and 13 are used to set the audio delay amount only when the input of the FS3 is switched, and even if the input signal to the FS is not switched, this can occur due to disturbances in the waveform of the input signal. This is to prevent the delay amount of the audio delay device 4 from changing when write is prohibited.

パルス成形回路14においては端子d工から入るパルス
の前縁を前縁とし、端子d2から入るパルスの前縁を後
縁とするパルスd′を作る(第4図面)。このd′パル
スの幅が映像信号の遅延時間を示す信号でおる。
In the pulse shaping circuit 14, a pulse d' is generated, with the leading edge of the pulse entering from the terminal d being the leading edge and the leading edge of the pulse entering from the terminal d2 being the trailing edge (fourth drawing). The width of this d' pulse is a signal indicating the delay time of the video signal.

また、インターフェース回路5は映像信号の遅延時間を
示すパルスd′を用いて音声信号可変遅延装置4の遅延
量制御リモートフントロール端子に対して制御信号eを
与えるための変換回路でおる。
Further, the interface circuit 5 is a conversion circuit for applying a control signal e to the delay amount control remote control terminal of the audio signal variable delay device 4 using a pulse d' indicating the delay time of the video signal.

この音声信号可変遅延装置4が制御信号eを保持する回
路をもっていない場合には、インターフェース回路5に
は当然制御信号保持回路をもたせて切替タイミングパル
スが来るたび毎にこの保持回路の制御信号をリセットせ
ねばならない。
If the audio signal variable delay device 4 does not have a circuit for holding the control signal e, the interface circuit 5 is naturally provided with a control signal holding circuit, and the control signal of this holding circuit is reset every time a switching timing pulse arrives. I have to do it.

本発明は、以上説明したように、テレビジョン放送局に
おける映像信号系統が同期変換装置のような映像信号に
遅延を与える要素を有する場合に1音声信号系統に音声
信号可変遅延装置を設け、同期変換装置から取シ出す書
込み禁止パルスと書込み開始パルス並びに同期変換装置
の前段におかれる映像信号切替器の切替タイミングパル
スとを用いて映像信号の遅延量に相当する音声遅延制御
信号を生成せしめ、これを音声信号可変遅延装置のリモ
ートコントロール端子へ加えて制御するように構成する
ことにより、従来解決困難とされていた音声信号の位相
を映像信号の位相に合せることが自動的に正確に行うこ
とができる。
As explained above, when the video signal system in a television broadcasting station has an element that delays the video signal, such as a synchronization conversion device, the present invention provides an audio signal variable delay device in one audio signal system, and synchronizes the video signal system. Generating an audio delay control signal corresponding to the amount of delay of the video signal using a write inhibit pulse and a write start pulse taken out from the conversion device and a switching timing pulse of a video signal switch placed upstream of the synchronous conversion device; By configuring this to be controlled by adding it to the remote control terminal of the audio signal variable delay device, it is possible to automatically and accurately match the phase of the audio signal to the phase of the video signal, which was previously considered difficult to solve. I can do it.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の映像音声切替装置(リモートスイッチャ
)のブロック図、第2図は本発明の実施例を含む映像音
声切替装置のブロック図、第3図は第2図の論理回路の
ブロック図、第4図(4)〜■は第2図の動作波形図で
ある。図において、1・・・・・・映像切替器、2・・
・・・・音声切替器、3・・・・・・−FS(映像信号
同期変換装置)、4・・・・・・音声信号可変遅延装置
、5・・・・・・論理回路、11.14・・・・・・パ
ルス成形回路、12.13・・・・・・AND回路、1
5・・・・・・インターフェース回路、LL1〜a、、
・・・・・・映像信号入力、a;〜aI・・・・・・音
声信号入力、b・・・・・・映像出力、b/・・・・・
・音声出力、C・・・・・・切替タイミングパルス、d
・・・・・・書込開始パルス、e・・・・・・遅延制御
信号、である。 寿I目 4゜ 峯2 図
FIG. 1 is a block diagram of a conventional video/audio switching device (remote switcher), FIG. 2 is a block diagram of a video/audio switching device including an embodiment of the present invention, and FIG. 3 is a block diagram of the logic circuit shown in FIG. 2. , FIG. 4(4) to (2) are operation waveform diagrams of FIG. 2. In the figure, 1... video switcher, 2...
. . . Audio switching device, 3 . . .-FS (video signal synchronous conversion device), 4 . 14...Pulse shaping circuit, 12.13...AND circuit, 1
5...Interface circuit, LL1-a,...
......Video signal input, a;~aI...Audio signal input, b...Video output, b/...
・Audio output, C...Switching timing pulse, d
. . . Write start pulse, e . . . Delay control signal. Kotobuki Ime 4゜mine 2 Fig.

Claims (1)

【特許請求の範囲】[Claims] テレビジョン放送における複数の映像信号を切替える映
像切替器の切替タイミングパルスとその映像信号の同期
変換装置から得られる書込禁止パルスおよび書込開始パ
ルスとにより、前記パルスの開始点から書込開始パルス
の開始点才での遅延制御信号をつくる論理回路と;この
論理回路の遅延制御信号により各映像信号に対応して遅
延量が制御され、複数の音声信号を切替える音声切替器
の出力が供給される音声信号可変遅延回路とを含む音声
位相自動補正装置。
A write start pulse is generated from the start point of the pulse by a switching timing pulse of a video switcher that switches a plurality of video signals in television broadcasting, and a write inhibit pulse and a write start pulse obtained from a synchronous conversion device for the video signal. a logic circuit that generates a delay control signal at the starting point; the delay control signal of this logic circuit controls the amount of delay corresponding to each video signal, and supplies the output of an audio switcher that switches between a plurality of audio signals; An audio phase automatic correction device including an audio signal variable delay circuit.
JP1332283A 1983-01-28 1983-01-28 Device for correcting automatically phase of sound Pending JPS59138168A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1332283A JPS59138168A (en) 1983-01-28 1983-01-28 Device for correcting automatically phase of sound

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1332283A JPS59138168A (en) 1983-01-28 1983-01-28 Device for correcting automatically phase of sound

Publications (1)

Publication Number Publication Date
JPS59138168A true JPS59138168A (en) 1984-08-08

Family

ID=11829917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1332283A Pending JPS59138168A (en) 1983-01-28 1983-01-28 Device for correcting automatically phase of sound

Country Status (1)

Country Link
JP (1) JPS59138168A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6380981B1 (en) 1998-09-10 2002-04-30 Mitsubishi Denki Kabushiki Kaisha Frame synchronizer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6380981B1 (en) 1998-09-10 2002-04-30 Mitsubishi Denki Kabushiki Kaisha Frame synchronizer

Similar Documents

Publication Publication Date Title
JPH11331638A (en) Synchronization control circuit
GB1352937A (en) System for correcting time-base errors in a repetitive signal
KR970024568A (en) Phase adjusting circuits, systems comprising the circuits, and phase adjusting methods
EP0012497B1 (en) Apparatus and method using a memory for processing television picture signals and other information
JPS59138168A (en) Device for correcting automatically phase of sound
JPH0698358A (en) Switching device for digital signal
JPH1098457A (en) Synchronization device and method for digital audio signal
GB1174064A (en) Synchronisation of Television Signals
JPS6347114Y2 (en)
JP2890861B2 (en) Phase adjustment device
JPH0946547A (en) Video signal processing unit
GB1468465A (en) Timing correction for electrical pulse signals
JPH07168652A (en) Synchronous resetting circuit
JPS59138169A (en) Device for correcting phase of sound
JPH0218634B2 (en)
JPS60254939A (en) Phase aligning circuit
JPS5936469B2 (en) synchronous circuit
JP2526687B2 (en) Automatic phase adjuster for digital video signals
JP2958935B2 (en) Time base collector circuit
JPS6125340A (en) Speed converting circuit
JP2002185815A (en) Video signal processing unit
JP2775813B2 (en) Video analog / digital converter
JP3139180B2 (en) Multiplex controller
JPH04336825A (en) Two-stage synchronization circuit
JPS58146181A (en) Compensating device of relative time difference between video and sound signal