JPS5912647A - ビタ−ビ復号器の同期回路 - Google Patents

ビタ−ビ復号器の同期回路

Info

Publication number
JPS5912647A
JPS5912647A JP57120941A JP12094182A JPS5912647A JP S5912647 A JPS5912647 A JP S5912647A JP 57120941 A JP57120941 A JP 57120941A JP 12094182 A JP12094182 A JP 12094182A JP S5912647 A JPS5912647 A JP S5912647A
Authority
JP
Japan
Prior art keywords
signal
output
terminal
metric
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57120941A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0123972B2 (enrdf_load_stackoverflow
Inventor
Yutaka Yasuda
豊 安田
Yasuo Hirata
康夫 平田
Shuji Murakami
修司 村上
Katsuhiro Nakamura
勝洋 中村
Yukitsuna Furuya
之綱 古谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
KDDI Corp
Original Assignee
Kokusai Denshin Denwa KK
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Denshin Denwa KK, NEC Corp, Nippon Electric Co Ltd filed Critical Kokusai Denshin Denwa KK
Priority to JP57120941A priority Critical patent/JPS5912647A/ja
Priority to US06/511,503 priority patent/US4578800A/en
Priority to GB08318595A priority patent/GB2123654B/en
Priority to FR838311534A priority patent/FR2530096B1/fr
Publication of JPS5912647A publication Critical patent/JPS5912647A/ja
Publication of JPH0123972B2 publication Critical patent/JPH0123972B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/33Synchronisation based on error coding or decoding
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57120941A 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路 Granted JPS5912647A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57120941A JPS5912647A (ja) 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路
US06/511,503 US4578800A (en) 1982-07-12 1983-07-06 Synchronization circuit for a Viterbi decoder
GB08318595A GB2123654B (en) 1982-07-12 1983-07-08 Synchronization circuit for a viterbi decoder
FR838311534A FR2530096B1 (fr) 1982-07-12 1983-07-11 Circuit de synchronisation pour decodeur viterbi

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57120941A JPS5912647A (ja) 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路

Publications (2)

Publication Number Publication Date
JPS5912647A true JPS5912647A (ja) 1984-01-23
JPH0123972B2 JPH0123972B2 (enrdf_load_stackoverflow) 1989-05-09

Family

ID=14798753

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57120941A Granted JPS5912647A (ja) 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路

Country Status (1)

Country Link
JP (1) JPS5912647A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62213322A (ja) * 1986-03-13 1987-09-19 Nec Corp ビタビ復号器を有する受信機の動作状態監視方法
JPH02168753A (ja) * 1988-05-24 1990-06-28 Nec Corp 誤り訂正装置における同期検出方法およびその装置並びに該装置を用いる同期方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62213322A (ja) * 1986-03-13 1987-09-19 Nec Corp ビタビ復号器を有する受信機の動作状態監視方法
JPH02168753A (ja) * 1988-05-24 1990-06-28 Nec Corp 誤り訂正装置における同期検出方法およびその装置並びに該装置を用いる同期方法

Also Published As

Publication number Publication date
JPH0123972B2 (enrdf_load_stackoverflow) 1989-05-09

Similar Documents

Publication Publication Date Title
US4805174A (en) Error correcting coder/decoder
US6088404A (en) Method and apparatus for decoding trellis code data
Imai et al. A new multilevel coding method using error-correcting codes
US4757506A (en) Method of decoding binary signals and viterbi decoder as well as uses therefor
US5029331A (en) Method for editing a convolutional code for transmission and its reconversion at the receiver as well as a device therefor
JP2527163B2 (ja) デ−タワ−ド伝送システム
US4578800A (en) Synchronization circuit for a Viterbi decoder
EP0166560A2 (en) Multi-dimensional coding for error reduction
JPH0722967A (ja) ビタビ復号器の経路記憶装置
JPS6356728B2 (enrdf_load_stackoverflow)
JP2755045B2 (ja) ビタビ復号器
JPS5912647A (ja) ビタ−ビ復号器の同期回路
KR19990077519A (ko) 신호처리장치와방법및저장매체
JP3155728B2 (ja) ビタビ復号信号の同期/非同期の判断方法および装置
US5285458A (en) System for suppressing spread of error generated in differential coding
JPH038140B2 (enrdf_load_stackoverflow)
JPS5912648A (ja) ビタ−ビ復号器の同期回路
KR0141873B1 (ko) 트렐리스 부호기의 길쌈부호화장치
JPH038142B2 (enrdf_load_stackoverflow)
JPH0312505B2 (enrdf_load_stackoverflow)
JP2575854B2 (ja) ビタビ復号回路
JPH0763151B2 (ja) 可変長符号複号化回路
KR0171383B1 (ko) 순환컨벌루션널코드의복호화방법
JP2518355B2 (ja) 符号化変復調回路
KR950010428B1 (ko) 길쌈 부호화 방법