JPS59123949A - エラ−発生時の処理方式 - Google Patents

エラ−発生時の処理方式

Info

Publication number
JPS59123949A
JPS59123949A JP57232784A JP23278482A JPS59123949A JP S59123949 A JPS59123949 A JP S59123949A JP 57232784 A JP57232784 A JP 57232784A JP 23278482 A JP23278482 A JP 23278482A JP S59123949 A JPS59123949 A JP S59123949A
Authority
JP
Japan
Prior art keywords
error
flop
flip
check circuit
supplied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57232784A
Other languages
English (en)
Japanese (ja)
Other versions
JPS642972B2 (enrdf_load_stackoverflow
Inventor
Katsumi Kubo
久宝 克己
Takashi Aoki
隆 青木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57232784A priority Critical patent/JPS59123949A/ja
Publication of JPS59123949A publication Critical patent/JPS59123949A/ja
Publication of JPS642972B2 publication Critical patent/JPS642972B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP57232784A 1982-12-29 1982-12-29 エラ−発生時の処理方式 Granted JPS59123949A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57232784A JPS59123949A (ja) 1982-12-29 1982-12-29 エラ−発生時の処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57232784A JPS59123949A (ja) 1982-12-29 1982-12-29 エラ−発生時の処理方式

Publications (2)

Publication Number Publication Date
JPS59123949A true JPS59123949A (ja) 1984-07-17
JPS642972B2 JPS642972B2 (enrdf_load_stackoverflow) 1989-01-19

Family

ID=16944682

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57232784A Granted JPS59123949A (ja) 1982-12-29 1982-12-29 エラ−発生時の処理方式

Country Status (1)

Country Link
JP (1) JPS59123949A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61248143A (ja) * 1985-04-26 1986-11-05 Hitachi Ltd インタフェース装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61248143A (ja) * 1985-04-26 1986-11-05 Hitachi Ltd インタフェース装置

Also Published As

Publication number Publication date
JPS642972B2 (enrdf_load_stackoverflow) 1989-01-19

Similar Documents

Publication Publication Date Title
US4716526A (en) Multiprocessor system
US5021950A (en) Multiprocessor system with standby function
US5093780A (en) Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data
US5345564A (en) Serial communication peripheral integrated electronic circuit that recognizes its unique address before the entire circuit is enabled
US4630295A (en) Low power consumption CMOS shift register
KR910001514A (ko) 마이크로 프로세서 리세트 회로 및 방법과 컴퓨터 시스템
US5461701A (en) System and method for peripheral data transfer
HK109194A (en) Microprocessor bus interface unit
JPS59123949A (ja) エラ−発生時の処理方式
US4488223A (en) Control apparatus for a plurality of memory units
US4706189A (en) Special purpose peripheral circuit and method of connecting the same to a computer
US4551836A (en) Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
JP3401729B2 (ja) スプリットバス制御回路
JPS62127918A (ja) 論理回路
JP2847741B2 (ja) マイクロコンピュータ
JP3009236B2 (ja) デバイスの活性保守方式
JP2979918B2 (ja) 割り込み検出回路
JPH0546105Y2 (enrdf_load_stackoverflow)
JPS6020779B2 (ja) 複合形電子計算機システム
JPH023220B2 (enrdf_load_stackoverflow)
JPH0312326B2 (enrdf_load_stackoverflow)
JPH04352057A (ja) 割込み通知回路
JPS61109154A (ja) 固定デ−タ・レジスタのエラ−検出方式
JPH023853A (ja) Cpuのインタフェース方法
JPS60230255A (ja) マイクロプロセツサ