JPS59114926A - Ｐｌｌ発振回路 - Google Patents
Ｐｌｌ発振回路Info
- Publication number
- JPS59114926A JPS59114926A JP57224200A JP22420082A JPS59114926A JP S59114926 A JPS59114926 A JP S59114926A JP 57224200 A JP57224200 A JP 57224200A JP 22420082 A JP22420082 A JP 22420082A JP S59114926 A JPS59114926 A JP S59114926A
- Authority
- JP
- Japan
- Prior art keywords
- pll
- frequency
- oscillator
- oscillation
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 title claims abstract description 24
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 1
- 238000001514 detection method Methods 0.000 abstract description 2
- 239000003990 capacitor Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 210000004072 lung Anatomy 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
- H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57224200A JPS59114926A (ja) | 1982-12-21 | 1982-12-21 | Ｐｌｌ発振回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57224200A JPS59114926A (ja) | 1982-12-21 | 1982-12-21 | Ｐｌｌ発振回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59114926A true JPS59114926A (ja) | 1984-07-03 |
| JPH0224415B2 JPH0224415B2 (enrdf_load_stackoverflow) | 1990-05-29 |
Family
ID=16810088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57224200A Granted JPS59114926A (ja) | 1982-12-21 | 1982-12-21 | Ｐｌｌ発振回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59114926A (enrdf_load_stackoverflow) |
-
1982
- 1982-12-21 JP JP57224200A patent/JPS59114926A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0224415B2 (enrdf_load_stackoverflow) | 1990-05-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5477194A (en) | Temperature compensated PLL frequency synthesizer and high-speed frequency lock method using the same | |
| US4720688A (en) | Frequency synthesizer | |
| JP2001519109A (ja) | 相互デジタル合成によるデジタルａｆｃチューニング法 | |
| US4459560A (en) | Plural phase locked loop frequency synthesizer | |
| US4488123A (en) | Frequency synthesizer | |
| US6031426A (en) | Phase locked loop with digital vernier control | |
| JPS59114926A (ja) | Ｐｌｌ発振回路 | |
| JPH05347558A (ja) | 高速ロックアップ・シンセサイザ | |
| JPH1093431A (ja) | Ｐｌｌ回路 | |
| JPS5846586Y2 (ja) | 位相同期ル−プを有する回路 | |
| JP3473413B2 (ja) | 位相同期回路 | |
| JPH06338793A (ja) | Ｐｌｌ周波数シンセサイザ回路 | |
| KR200155562Y1 (ko) | 주파수 합성기 | |
| JP3248453B2 (ja) | 発振装置 | |
| JPH0156580B2 (enrdf_load_stackoverflow) | ||
| JPS5811140B2 (ja) | 原子発振器 | |
| JPH04139917A (ja) | Ｐｌｌ回路 | |
| JPS5829010B2 (ja) | 周波数シンセサイザ− | |
| JPH08148998A (ja) | Ｐｌｌ回路 | |
| JPH06326603A (ja) | Ｐｌｌ周波数シンセサイザ回路 | |
| JPH055207B2 (enrdf_load_stackoverflow) | ||
| US20050266816A1 (en) | PLL synthesizer | |
| JPH08330998A (ja) | チューナ装置 | |
| JPH04183118A (ja) | Ｐｌｌ回路 | |
| JPH0345937B2 (enrdf_load_stackoverflow) |