JPS59112400U - メモリ装置 - Google Patents

メモリ装置

Info

Publication number
JPS59112400U
JPS59112400U JP18858083U JP18858083U JPS59112400U JP S59112400 U JPS59112400 U JP S59112400U JP 18858083 U JP18858083 U JP 18858083U JP 18858083 U JP18858083 U JP 18858083U JP S59112400 U JPS59112400 U JP S59112400U
Authority
JP
Japan
Prior art keywords
data
memory
address
storing
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18858083U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6117480Y2 (enrdf_load_stackoverflow
Inventor
土田　圭司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP18858083U priority Critical patent/JPS59112400U/ja
Publication of JPS59112400U publication Critical patent/JPS59112400U/ja
Application granted granted Critical
Publication of JPS6117480Y2 publication Critical patent/JPS6117480Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP18858083U 1983-12-08 1983-12-08 メモリ装置 Granted JPS59112400U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18858083U JPS59112400U (ja) 1983-12-08 1983-12-08 メモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18858083U JPS59112400U (ja) 1983-12-08 1983-12-08 メモリ装置

Publications (2)

Publication Number Publication Date
JPS59112400U true JPS59112400U (ja) 1984-07-28
JPS6117480Y2 JPS6117480Y2 (enrdf_load_stackoverflow) 1986-05-28

Family

ID=30406790

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18858083U Granted JPS59112400U (ja) 1983-12-08 1983-12-08 メモリ装置

Country Status (1)

Country Link
JP (1) JPS59112400U (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9514283B2 (en) 2008-07-09 2016-12-06 Baxter International Inc. Dialysis system having inventory management including online dextrose mixing

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50130331A (enrdf_load_stackoverflow) * 1974-04-01 1975-10-15
JPS5392633A (en) * 1977-01-25 1978-08-14 Mitsubishi Electric Corp Read only memory unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50130331A (enrdf_load_stackoverflow) * 1974-04-01 1975-10-15
JPS5392633A (en) * 1977-01-25 1978-08-14 Mitsubishi Electric Corp Read only memory unit

Also Published As

Publication number Publication date
JPS6117480Y2 (enrdf_load_stackoverflow) 1986-05-28

Similar Documents

Publication Publication Date Title
JPS59112400U (ja) メモリ装置
JPS6016400U (ja) 先入れ先出しバツフアの誤動作検出回路
JPS60144148U (ja) 記憶装置
JPS59134842U (ja) 車載電子機器用のワンチツプマイコンのメモリ拡張装置
JPS59171447U (ja) デ−タ収集装置
JPS58118599U (ja) 記憶装置
JPS59108370U (ja) 画像デ−タの縦横変換装置
JPS58127499U (ja) メモリ回路
JPS60164258U (ja) デ−タ転送制御装置
JPS6116800U (ja) グル−プ・メモリ−・アイシイ
JPS59155639U (ja) メモリ選択装置
JPS60116543U (ja) 読出専用記憶装置
JPS5995500U (ja) 記憶装置
JPS58135099U (ja) メモリ装置
JPS61643U (ja) デ−タ入力装置
JPS58148798U (ja) メモリ素子
JPS59104246U (ja) パリテイチエツク回路
JPS6065843U (ja) メモリアドレス拡張回路
JPS5928814U (ja) デイスク装置の代替記録処理回路
JPS60120563U (ja) 磁気デイスク記憶装置
JPS5839799U (ja) 半導体読み出し専用メモリ装置
JPS596251U (ja) ビツト構成変換回路
JPS5851361U (ja) マイクロコンピユ−タ制御回路
JPS60140146U (ja) メモリ制御回路
JPS59169632U (ja) デ−タ転送回路