JPS59100629A - プログラマブル集積回路 - Google Patents

プログラマブル集積回路

Info

Publication number
JPS59100629A
JPS59100629A JP57209983A JP20998382A JPS59100629A JP S59100629 A JPS59100629 A JP S59100629A JP 57209983 A JP57209983 A JP 57209983A JP 20998382 A JP20998382 A JP 20998382A JP S59100629 A JPS59100629 A JP S59100629A
Authority
JP
Japan
Prior art keywords
signal
circuit
data
gate
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57209983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH041438B2 (enrdf_load_stackoverflow
Inventor
Koichi Murakami
浩一 村上
Masami Takeuchi
正己 武内
Kazuyoshi Okada
和義 岡田
Yukio Hiramoto
平本 行雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nissan Motor Co Ltd
Original Assignee
Nissan Motor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nissan Motor Co Ltd filed Critical Nissan Motor Co Ltd
Priority to JP57209983A priority Critical patent/JPS59100629A/ja
Publication of JPS59100629A publication Critical patent/JPS59100629A/ja
Publication of JPH041438B2 publication Critical patent/JPH041438B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K23/00Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H03K23/54Ring counters, i.e. feedback shift register counters

Landscapes

  • Read Only Memory (AREA)
  • Electronic Switches (AREA)
JP57209983A 1982-11-30 1982-11-30 プログラマブル集積回路 Granted JPS59100629A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57209983A JPS59100629A (ja) 1982-11-30 1982-11-30 プログラマブル集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57209983A JPS59100629A (ja) 1982-11-30 1982-11-30 プログラマブル集積回路

Publications (2)

Publication Number Publication Date
JPS59100629A true JPS59100629A (ja) 1984-06-09
JPH041438B2 JPH041438B2 (enrdf_load_stackoverflow) 1992-01-13

Family

ID=16581911

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57209983A Granted JPS59100629A (ja) 1982-11-30 1982-11-30 プログラマブル集積回路

Country Status (1)

Country Link
JP (1) JPS59100629A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04265187A (ja) * 1991-02-19 1992-09-21 Shingo Kaneko 廃棄物処理プラント
JPH04306407A (ja) * 1991-04-03 1992-10-29 Inshinaa Kogyo Kk 自動連続タイヤ焼却装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5414130A (en) * 1977-07-01 1979-02-02 Ncr Co Memory having less connecting pins

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5414130A (en) * 1977-07-01 1979-02-02 Ncr Co Memory having less connecting pins

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04265187A (ja) * 1991-02-19 1992-09-21 Shingo Kaneko 廃棄物処理プラント
JPH04306407A (ja) * 1991-04-03 1992-10-29 Inshinaa Kogyo Kk 自動連続タイヤ焼却装置

Also Published As

Publication number Publication date
JPH041438B2 (enrdf_load_stackoverflow) 1992-01-13

Similar Documents

Publication Publication Date Title
JPH01129323A (ja) Fifoメモリ制御回路
JPH0816896B2 (ja) スレーブ型インターフェース回路
EP0364110B1 (en) Semiconductor memory device having a serial access memory
JPH01129322A (ja) Fifoバツフア・コントローラ
US5173876A (en) Electrically erasable and programmable non-volatile semiconductor memory device
US5699085A (en) Display device
JP3540844B2 (ja) 半導体集積回路
US5159573A (en) Apparatus for controlling outputs of read data in a semiconductor memory device
JP3287990B2 (ja) バースト長さ検出回路
KR100259785B1 (ko) 다치 마스크 rom의 워드선 구동기
JP3578175B2 (ja) メモリワードの管理回路
JPS59100629A (ja) プログラマブル集積回路
JPH03254499A (ja) 半導体記憶装置
US5355336A (en) Memory device and a method for prohibiting writing to the memory device
US5250857A (en) Dynamic logic circuit with reduced operating current
JP2863042B2 (ja) ダイナミック型半導体記憶装置
JP3140251B2 (ja) 電気的に書換え可能な不揮発性メモリ
JP3154098B2 (ja) メモリ素子のリフレッシュ回路
US6026054A (en) Memory device having a pipe counter
JP3192081B2 (ja) 半導体記憶装置
US7184357B2 (en) Decoding circuit for memory device
US20120170398A1 (en) Column address counter circuit of semiconductor memory device
JP3475018B2 (ja) データロード回路
JPH1063218A (ja) データロード回路
JP3251265B2 (ja) メモリ出力制御回路