JPS586589A - 論理回路 - Google Patents

論理回路

Info

Publication number
JPS586589A
JPS586589A JP56101235A JP10123581A JPS586589A JP S586589 A JPS586589 A JP S586589A JP 56101235 A JP56101235 A JP 56101235A JP 10123581 A JP10123581 A JP 10123581A JP S586589 A JPS586589 A JP S586589A
Authority
JP
Japan
Prior art keywords
line
signal
gate
clock
rom
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56101235A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0316718B2 (enExample
Inventor
Yoshiki Noguchi
孝樹 野口
Hideo Nakamura
英夫 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56101235A priority Critical patent/JPS586589A/ja
Publication of JPS586589A publication Critical patent/JPS586589A/ja
Publication of JPH0316718B2 publication Critical patent/JPH0316718B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Logic Circuits (AREA)
JP56101235A 1981-07-01 1981-07-01 論理回路 Granted JPS586589A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56101235A JPS586589A (ja) 1981-07-01 1981-07-01 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56101235A JPS586589A (ja) 1981-07-01 1981-07-01 論理回路

Publications (2)

Publication Number Publication Date
JPS586589A true JPS586589A (ja) 1983-01-14
JPH0316718B2 JPH0316718B2 (enExample) 1991-03-06

Family

ID=14295232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56101235A Granted JPS586589A (ja) 1981-07-01 1981-07-01 論理回路

Country Status (1)

Country Link
JP (1) JPS586589A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3614317A1 (de) 1985-04-29 1986-11-06 E.R. Squibb & Sons, Inc., Princeton, N.J. O-sulfatierte ss-lactam-hydroxamsaeuren
JPS63204815A (ja) * 1987-02-20 1988-08-24 Hitachi Ltd 半導体論理回路

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4917147A (enExample) * 1972-05-29 1974-02-15
JPS5192134A (enExample) * 1975-02-10 1976-08-12
JPS56107396A (en) * 1980-01-29 1981-08-26 Sharp Corp Semiconductor read only memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4917147A (enExample) * 1972-05-29 1974-02-15
JPS5192134A (enExample) * 1975-02-10 1976-08-12
JPS56107396A (en) * 1980-01-29 1981-08-26 Sharp Corp Semiconductor read only memory

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3614317A1 (de) 1985-04-29 1986-11-06 E.R. Squibb & Sons, Inc., Princeton, N.J. O-sulfatierte ss-lactam-hydroxamsaeuren
JPS63204815A (ja) * 1987-02-20 1988-08-24 Hitachi Ltd 半導体論理回路

Also Published As

Publication number Publication date
JPH0316718B2 (enExample) 1991-03-06

Similar Documents

Publication Publication Date Title
US4862348A (en) Microcomputer having high-speed and low-speed operation modes for reading a memory
US6584036B2 (en) SRAM emulator
US4751683A (en) Static semiconductor memory device comprising word lines each operating at three different voltage levels
US6172531B1 (en) Low power wordline decoder circuit with minimized hold time
JPH07192470A (ja) 半導体メモリの出力回路
US6097651A (en) Precharge circuitry in RAM circuit
JPH0311034B2 (enExample)
JPS6346920B2 (enExample)
JPS586589A (ja) 論理回路
JPH07334996A (ja) 半導体記憶装置
EP0874370A1 (en) Sense amplifier control of a memory device
US5521880A (en) Integrated circuit memory having control circuitry for shared data bus
JPS58128086A (ja) 半導体記憶装置のデコ−ダ回路
Franch et al. A 640-ps, 0.25-/spl mu/m CMOS, 16/spl times/64-b three-port register file
JPH08185698A (ja) 半導体記憶装置
US20060209608A1 (en) Sense amplifier systems and methods
JP2908776B2 (ja) メモリ装置用ライトリカバリ保障回路及び動作信号制御方法
US6002858A (en) Cycle time optimization for self-timed read only memory compilers
JPH0212694A (ja) 半導体記憶装置
JPS6145314B2 (enExample)
JPH08180695A (ja) 半導体記憶装置
KR930006627B1 (ko) 데이타 출력장치
KR200177248Y1 (ko) 반도체 메모리의 어드레스 천이 검출회로
JP4102535B2 (ja) 半導体メモリ素子
JP4560204B2 (ja) 同期型メモリのアドレスバッファ回路