JPS5852754A - パリテイビツト発生方式 - Google Patents

パリテイビツト発生方式

Info

Publication number
JPS5852754A
JPS5852754A JP56151053A JP15105381A JPS5852754A JP S5852754 A JPS5852754 A JP S5852754A JP 56151053 A JP56151053 A JP 56151053A JP 15105381 A JP15105381 A JP 15105381A JP S5852754 A JPS5852754 A JP S5852754A
Authority
JP
Japan
Prior art keywords
bit
output
bits
register
parity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56151053A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6211737B2 (enrdf_load_html_response
Inventor
Kiyouko Harada
原田 協子
Akikazu Nakagawa
仲川 明和
Masami Yoshitome
吉留 政美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56151053A priority Critical patent/JPS5852754A/ja
Publication of JPS5852754A publication Critical patent/JPS5852754A/ja
Publication of JPS6211737B2 publication Critical patent/JPS6211737B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
JP56151053A 1981-09-24 1981-09-24 パリテイビツト発生方式 Granted JPS5852754A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56151053A JPS5852754A (ja) 1981-09-24 1981-09-24 パリテイビツト発生方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56151053A JPS5852754A (ja) 1981-09-24 1981-09-24 パリテイビツト発生方式

Publications (2)

Publication Number Publication Date
JPS5852754A true JPS5852754A (ja) 1983-03-29
JPS6211737B2 JPS6211737B2 (enrdf_load_html_response) 1987-03-14

Family

ID=15510263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56151053A Granted JPS5852754A (ja) 1981-09-24 1981-09-24 パリテイビツト発生方式

Country Status (1)

Country Link
JP (1) JPS5852754A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS6211737B2 (enrdf_load_html_response) 1987-03-14

Similar Documents

Publication Publication Date Title
US5398328A (en) System for obtaining correct byte addresses by XOR-ING 2 LSB bits of byte address with binary 3 to facilitate compatibility between computer architecture having different memory orders
US4472788A (en) Shift circuit having a plurality of cascade-connected data selectors
US4085447A (en) Right justified mask transfer apparatus
JPS6142040A (ja) 論理シミユレ−タ
US4648050A (en) Color index conversion system in graphic display device
US5093783A (en) Microcomputer register bank accessing
US3969704A (en) Word transformation apparatus for digital information processing
US5253363A (en) Method and apparatus for compiling and implementing state-machine states and outputs for a universal cellular sequential local array
US4414622A (en) Addressing system for a computer, including a mode register
JPS6120890B2 (enrdf_load_html_response)
US4160236A (en) Feedback shift register
NL8102650A (nl) Logische rekeneenheid bedoeld voor het behandelen van bits.
JPS5852754A (ja) パリテイビツト発生方式
JPS61103241A (ja) 情報処理装置
JPS6057593B2 (ja) 文字パタ−ン処理方式
EP0683569B1 (en) Decoding circuit for variable length code
JPS6326418B2 (enrdf_load_html_response)
WO2020084694A1 (ja) 演算処理装置及び演算処理装置の制御方法
SU941994A1 (ru) Ячейка однородной структуры
SU894717A1 (ru) Вычислительный узел цифровой сеточной модели дл решени дифференциальных уравнений в частных производных
KR830000265B1 (ko) 정보처리 장치
JPH0325822B2 (enrdf_load_html_response)
AU634781B2 (en) Normalizer
SU790017A1 (ru) Логическое запоминающее устройство
JPS58108100A (ja) 誤り訂正可能な記憶装置