JPS5851352A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS5851352A
JPS5851352A JP56149494A JP14949481A JPS5851352A JP S5851352 A JPS5851352 A JP S5851352A JP 56149494 A JP56149494 A JP 56149494A JP 14949481 A JP14949481 A JP 14949481A JP S5851352 A JPS5851352 A JP S5851352A
Authority
JP
Japan
Prior art keywords
data
microprogram
address
result
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56149494A
Other languages
English (en)
Japanese (ja)
Other versions
JPS645331B2 (enrdf_load_stackoverflow
Inventor
Hideyuki Hara
秀幸 原
Takayuki Morioka
隆行 森岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56149494A priority Critical patent/JPS5851352A/ja
Publication of JPS5851352A publication Critical patent/JPS5851352A/ja
Publication of JPS645331B2 publication Critical patent/JPS645331B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/261—Microinstruction address formation

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
JP56149494A 1981-09-24 1981-09-24 デ−タ処理装置 Granted JPS5851352A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56149494A JPS5851352A (ja) 1981-09-24 1981-09-24 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56149494A JPS5851352A (ja) 1981-09-24 1981-09-24 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS5851352A true JPS5851352A (ja) 1983-03-26
JPS645331B2 JPS645331B2 (enrdf_load_stackoverflow) 1989-01-30

Family

ID=15476369

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56149494A Granted JPS5851352A (ja) 1981-09-24 1981-09-24 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS5851352A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5455336A (en) * 1977-10-12 1979-05-02 Nec Corp Data processor controlled by microprogram

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5455336A (en) * 1977-10-12 1979-05-02 Nec Corp Data processor controlled by microprogram

Also Published As

Publication number Publication date
JPS645331B2 (enrdf_load_stackoverflow) 1989-01-30

Similar Documents

Publication Publication Date Title
EP0551932B1 (en) Digital signal processor processing multi-point conditional branch operations in a pipeline mode
US4823260A (en) Mixed-precision floating point operations from a single instruction opcode
KR100239029B1 (ko) 가산기와 함께 사용하기 위한 결과 정규화기 및 결과 정규화 방법과 그를 포함하는 데이터 프로세서
US5682545A (en) Microcomputer having 16 bit fixed length instruction format
JP3969895B2 (ja) データ型によるコプロセッサの操作コードの分割
EP0136656B1 (en) A nibble and word addressable memory to accessing consecutive data units for supporting decimal arithmetic operations
US6105047A (en) Method and apparatus for trading performance for precision when processing denormal numbers in a computer system
JPH02138620A (ja) 数値量を計算する方法および数値データ処理装置
JPS6341932A (ja) 分岐命令処理装置
US6216222B1 (en) Handling exceptions in a pipelined data processing apparatus
EP0328619B1 (en) Apparatus and method for using a single carry chain for leading one detection and for ''sticky'' bit calculation
EP0094535B1 (en) Pipe-line data processing system
US4739470A (en) Data processing system
JPS6014338A (ja) 計算機システムにおける分岐機構
EP0141232B1 (en) Vector processing unit
US5408620A (en) Circuit for executing conditional branch instructions in pipeline process
JPH034936B2 (enrdf_load_stackoverflow)
US3508037A (en) Decimal add/subtract circuitry
JPS5917457B2 (ja) ２進化１０進訂正装置
EP0936537A1 (en) Cyclic redundancy check in a computer system
JPS5851352A (ja) デ−タ処理装置
Vassiliadis et al. Brief communication Condition code predictor for fixed-point arithmetic units
US4890253A (en) Predetermination of result conditions of decimal operations
JPH02278424A (ja) 正規化装置
US4907185A (en) Program-controlled computer with an interrupt capability for floating-point operation