JPS5836433B2 - フクスウコ ノ デ−タゲン ノ センケイジユンジヨ オ チカンスルタメノホウホウ オヨビ ロンリカイロモウ - Google Patents

フクスウコ ノ デ−タゲン ノ センケイジユンジヨ オ チカンスルタメノホウホウ オヨビ ロンリカイロモウ

Info

Publication number
JPS5836433B2
JPS5836433B2 JP48106845A JP10684573A JPS5836433B2 JP S5836433 B2 JPS5836433 B2 JP S5836433B2 JP 48106845 A JP48106845 A JP 48106845A JP 10684573 A JP10684573 A JP 10684573A JP S5836433 B2 JPS5836433 B2 JP S5836433B2
Authority
JP
Japan
Prior art keywords
data
level
binary vector
data selector
network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP48106845A
Other languages
English (en)
Japanese (ja)
Other versions
JPS4973040A (enExample
Inventor
イー バツチヤー ケネス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Goodyear Aerospace Corp
Original Assignee
Goodyear Aerospace Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Goodyear Aerospace Corp filed Critical Goodyear Aerospace Corp
Publication of JPS4973040A publication Critical patent/JPS4973040A/ja
Publication of JPS5836433B2 publication Critical patent/JPS5836433B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/762—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data having at least two separately controlled rearrangement levels, e.g. multistage interconnection networks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Memory System (AREA)
  • Error Detection And Correction (AREA)
  • Complex Calculations (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP48106845A 1972-09-25 1973-09-21 フクスウコ ノ デ−タゲン ノ センケイジユンジヨ オ チカンスルタメノホウホウ オヨビ ロンリカイロモウ Expired JPS5836433B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00291850A US3812467A (en) 1972-09-25 1972-09-25 Permutation network

Publications (2)

Publication Number Publication Date
JPS4973040A JPS4973040A (enExample) 1974-07-15
JPS5836433B2 true JPS5836433B2 (ja) 1983-08-09

Family

ID=23122122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP48106845A Expired JPS5836433B2 (ja) 1972-09-25 1973-09-21 フクスウコ ノ デ−タゲン ノ センケイジユンジヨ オ チカンスルタメノホウホウ オヨビ ロンリカイロモウ

Country Status (12)

Country Link
US (1) US3812467A (enExample)
JP (1) JPS5836433B2 (enExample)
AR (1) AR199686A1 (enExample)
BE (1) BE805292A (enExample)
CA (1) CA1003118A (enExample)
CH (1) CH599631A5 (enExample)
DE (1) DE2347387A1 (enExample)
FR (1) FR2200989A5 (enExample)
GB (1) GB1428505A (enExample)
IT (1) IT1004022B (enExample)
NL (1) NL7312997A (enExample)
SE (1) SE393692B (enExample)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936806A (en) * 1972-07-12 1976-02-03 Goodyear Aerospace Corporation Solid state associative processor organization
US4099256A (en) * 1976-11-16 1978-07-04 Bell Telephone Laboratories, Incorporated Method and apparatus for establishing, reading, and rapidly clearing a translation table memory
US4162534A (en) * 1977-07-29 1979-07-24 Burroughs Corporation Parallel alignment network for d-ordered vector elements
US4223391A (en) * 1977-10-31 1980-09-16 Burroughs Corporation Parallel access alignment network with barrel switch implementation for d-ordered vector elements
FR2438296B1 (fr) * 1978-10-05 1986-06-13 Burroughs Corp Reseau d'alignement avec acces parallele
EP0114852B1 (en) * 1982-07-21 1987-11-11 Gec-Marconi Limited Multi-dimensional-access memory system
US4727474A (en) * 1983-02-18 1988-02-23 Loral Corporation Staging memory for massively parallel processor
EP0189200B1 (en) * 1985-01-24 1994-07-13 Nec Corporation Circuit arrangement capable of centralizing control of a switching network
US4670856A (en) * 1985-03-07 1987-06-02 Matsushita Electric Industrial Co., Ltd. Data storage apparatus
DE3685982T2 (de) * 1985-04-03 1993-03-04 Nippon Electric Co Digitale datenverarbeitungsschaltung mit bitumkehrfunktion.
US4999808A (en) * 1986-09-26 1991-03-12 At&T Bell Laboratories Dual byte order data processor
US4882683B1 (en) * 1987-03-16 1995-11-07 Fairchild Semiconductor Cellular addrssing permutation bit map raster graphics architecture
US5111389A (en) * 1987-10-29 1992-05-05 International Business Machines Corporation Aperiodic mapping system using power-of-two stride access to interleaved devices
US5280474A (en) * 1990-01-05 1994-01-18 Maspar Computer Corporation Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays
JPH05506113A (ja) * 1990-01-05 1993-09-02 マスパー・コンピューター・コーポレイション 並列プロセッサメモリシステム
EP0509058A4 (en) * 1990-01-05 1993-11-18 Maspar Computer Corporation Router chip with quad-crossbar and hyperbar personalities
US5524256A (en) * 1993-05-07 1996-06-04 Apple Computer, Inc. Method and system for reordering bytes in a data stream
US5598514A (en) * 1993-08-09 1997-01-28 C-Cube Microsystems Structure and method for a multistandard video encoder/decoder
US5815736A (en) * 1995-05-26 1998-09-29 National Semiconductor Corporation Area and time efficient extraction circuit
WO1997007451A2 (en) * 1995-08-16 1997-02-27 Microunity Systems Engineering, Inc. Method and system for implementing data manipulation operations
US5910909A (en) * 1995-08-28 1999-06-08 C-Cube Microsystems, Inc. Non-linear digital filters for interlaced video signals and method thereof
US20030002474A1 (en) * 2001-03-21 2003-01-02 Thomas Alexander Multi-stream merge network for data width conversion and multiplexing
US6549444B2 (en) * 2001-04-12 2003-04-15 Samsung Electronics Co., Ltd. Memory device with prefetched data ordering distributed in prefetched data path logic, circuit, and method of ordering prefetched data
US6754741B2 (en) 2001-05-10 2004-06-22 Pmc-Sierra, Inc. Flexible FIFO system for interfacing between datapaths of variable length
US7177314B2 (en) 2001-08-30 2007-02-13 Pmc-Sierra, Inc. Transmit virtual concatenation processor
US7000136B1 (en) 2002-06-21 2006-02-14 Pmc-Sierra, Inc. Efficient variably-channelized SONET multiplexer and payload mapper
US20060171233A1 (en) * 2005-01-18 2006-08-03 Khaled Fekih-Romdhane Near pad ordering logic
US7761694B2 (en) * 2006-06-30 2010-07-20 Intel Corporation Execution unit for performing shuffle and other operations
JP5203594B2 (ja) * 2006-11-07 2013-06-05 株式会社東芝 暗号処理回路及び暗号処理方法
JP4851947B2 (ja) * 2007-01-29 2012-01-11 株式会社東芝 論理回路
US10832241B2 (en) * 2017-10-11 2020-11-10 International Business Machines Corporation Transaction reservation for block space on a blockchain

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3371320A (en) * 1965-03-12 1968-02-27 Sperry Rand Corp Multipurpose matrix
US3800289A (en) * 1972-05-15 1974-03-26 Goodyear Aerospace Corp Multi-dimensional access solid state memory

Also Published As

Publication number Publication date
IT1004022B (it) 1976-07-10
GB1428505A (en) 1976-03-17
JPS4973040A (enExample) 1974-07-15
CA1003118A (en) 1977-01-04
AR199686A1 (es) 1974-09-23
NL7312997A (enExample) 1974-03-27
CH599631A5 (enExample) 1978-05-31
DE2347387A1 (de) 1974-03-28
SE393692B (sv) 1977-05-16
BE805292A (fr) 1974-01-16
US3812467A (en) 1974-05-21
FR2200989A5 (enExample) 1974-04-19

Similar Documents

Publication Publication Date Title
JPS5836433B2 (ja) フクスウコ ノ デ−タゲン ノ センケイジユンジヨ オ チカンスルタメノホウホウ オヨビ ロンリカイロモウ
US7894293B2 (en) Memory bank arrangement for stacked memory
US8867286B2 (en) Repairable multi-layer memory chip stack and method thereof
US5854763A (en) Integrated circuit with non-binary decoding and data access
EP0256661A2 (en) Array processor
US3654610A (en) Use of faulty storage circuits by position coding
JP6736441B2 (ja) 半導体装置
US8132075B2 (en) Memory mapping for parallel turbo decoding
US10372658B2 (en) Method of reconfiguring DQ pads of memory device and DQ pad reconfigurable memory device
KR20010078178A (ko) 반도체 기억장치
JP2539343B2 (ja) 簡単化されたシンドロ−ムワ−ドをもつエラ−訂正回路及び訂正方法
US3906458A (en) Odd-sized memory having a plurality of even-sized storage elements of the same capacity
EP1481319B1 (en) Method and apparatus for parallel access to multiple memory modules
EP0120371A2 (en) Fault alignment control system and circuits
US20080028148A1 (en) Integrated memory device and method of operating a memory device
US5875147A (en) Address alignment system for semiconductor memory device
JPH0279294A (ja) データ長変更可能メモリ
JP2534652B2 (ja) 半導体集積回路
JPS62205452A (ja) 記憶制御方式
JP3965620B2 (ja) 記憶装置および記憶方法並びにデータ処理システム
JPH0661870A (ja) 可変長符号復号器
JPH01248395A (ja) マルチプレクサ
JP2563519B2 (ja) シフト回路
JP2824976B2 (ja) ２次元配列データ回転装置
SU1200341A1 (ru) Запоминающее устройство с многоформатным доступом к данным